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Samenvatting
Met nieuwe technologische ontwikkelingen in de hernieuwbare ener-
giesector groeit de vraag naar variabele snelheidsaandrijvingen voor grote
vermogens en hoge spanningen. Daarbij spelen de vermogenselektronische
omzetters een belangrijke rol gezien hun mogelijkheid de vermogens in in-
dustrie¨le lasten en hernieuwbare bronnen te regelen. Ook slimme elektrische
netwerken vormen e´e´n van de belangrijkste toepassingen: zulke netwerken
vereisen veelal een regeling van de energiestroom in twee richtingen, nl.
tussen de verbruiker en het net. Verwacht wordt dat met vermogenselektron-
ische omzetters tot 70-80% van de totale netenergie zal geregeld worden.
Met deze groeiende interesse in vermogenseletronische omzetters is
tevens de vraag gekomen naar een efficie¨ntere energie-omzetting en reductie
van volumineuze vermogenfilters. Tegenwoordig gebruikt men veelal con-
vertoren met twee niveaus in de uitgangsspanning. Door snel te schakelen
tussen deze twee niveaus kan men de gewenste gemiddelde spanning
verkrijgen. Deze eenvoudige sturing heeft ervoor gezorgd dat deze conver-
toren massaal geproduceerd worden met hoge kostenreductie tot gevolg.
Bovendien is het aantal halfgeleidercomponenten in zulke convertoren
zeer laag en vergt het weinig stuurcircuits aangestuurd met een eenvoudig
puls-breedte gemoduleerd regelalgoritme. Echter genereren deze convertoren
een belangrijke hoeveelheid harmonische spanningscomponenten die op hun
beurt aanleiding geven tot verliezen in elektromagnetische omzetters zoals
elektrische machines en transformatoren. Om deze verliezen te reduceren
plaatst men veelal filters met een additionele kost. Men kan tevens opteren
om de schakelfrequentie te verhogen om de lage harmonische inhoud te
reduceren, echter leidt deze oplossing tot hogere schakelverliezen in de
omzetter. Vaak gebruikt men beide methodes om tot een aanvaardbaar verlies
te komen in machine en omzetter zonder al te grote filters.
Een bijkomende oplossing bestaat erin bijkomende spanningsniveaus te
genereren via de omzetter door middel van een multilevelconvertor. Zulke
omzetters worden steeds vaker toegepast bij hoge vermogens en hoge span-
ningen en waarbij de harmonische inhoud en verliezen sterk gereduceerd
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moeten worden ten opzichte van een tweelevelconvertor. Voornamelijk
drie types van multilevelconvertoren kunnen onderscheiden worden: de
”diode-clamped converter” (DCC), de ”flying-capacitor converter” (FCC)
en de ”cascaded H-bridge converter”. Het eerste type, DCC, heeft het voor-
deel van een gemeenschappelijke dc-spanningsvoeding en de afwezigheid
van het vooraf opladen van capaciteiten. De spanningspotentiaal aan de
uitgangsklemmen van deze omzetter worden vastgeklemd met behulp van
diodes. In het tweede type, FCC, zijn de diodes vervangen door capaciteiten
waardoor het aantal schakelende componenten in de omzetter gereduceerd
wordt. Echter dienen deze capaciteiten vooraf opgeladen te worden en
tijdens de werking is een schakelalgoritme nodig om de spanning over deze
capaciteiten te balanceren. Het laatste type maakt gebruik van halfgeleider-
schakelaars geplaatst in een H-brugconfiguratie. Zulke H-bruggen worden
in grote hoeveelheden geproduceerd, laten toe de omzetter modulair op te
bouwen en realiseren een hoge uitgangsspanning. Een belangrijk nadeel
van deze omzetter is de nood aan geı¨soleerde dc-spanningsvoedingen voor
iedere H-brug en dit voor iedere fase van de omzetter. Een belangrijk nadeel
van iedere multilevelconvertor is de hogere complexiteit in de aansturing
van de schakelaars en hogere kost door toename in halfgeleidermateriaal en
stuurcircuits ten opzichte van een tweelevelconvertor. Daarom richt recent
onderzoek zich op vereenvoudigde regelstrategiee¨n en typologiee¨n. Ee´n
mogelijkheid is de reductie van het aantal schakelende elementen.
In dit doctoraatswerk worden een aantal geavanceerde DCC topologie¨n
bestudeerd met behulp van simulatiemodellen in Matlab® /Simulink® en
SimpowersystemTM, alsook via prototypes gebouwd in het laboratorium.
Ter verificatie van de resultaten wordt een vergelijkende studie uitgevoerd
ten opzichte van de veelgebruikte tweelevelconvertor. Hoofdstuk 1 geeft
een korte introductie van vermogenelektronische omzetters en toepassingen
hiervan. De huidige stand van zaken omtrent multilevelconvertoren wordt
besproken in Hoofdstuk 2. De voordelen en gebreken worden op een rij
gezet. Vervolgens worden de meer geavanceerde typologiee¨n beschreven
zoals de T-type-convertoren en wordt dit hoofdstuk afgesloten met een korte
bespreking van de gekende modulatietechnieken.
Hoofdstuk 3 behandelt de mathematische beschrijving van de ver-
schillende T-type convertoren, meer bepaald deze met drie en vijf span-
ningsniveaus. Tevens wordt dieper ingegaan op de hier gebruikte modu-
latietechniek, met name de ruimtevectormodulatie (SVPWM), die resulteert
in een lage harmonische inhoud in de uitgangsspanning. Een belangrijk
nadeel van deze techniek is de lange rekenduur in de berekening van het
schakelmoment. Om de nodige rekenkracht te reducerenwordt een oplossing
aangereikt.
Hoofdstuk 4 bespreekt de werking van de T-type convertor in een asyn-
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chrone elektrische aandrijving aangedreven met SVPSM. Met behulp van
simulatiemodellen worden de energieverliezen alsook de harmonische in-
houd van de uitgangsspanning besproken. De bestudeerde verliezen hebben
vooral betrekking tot de schakelverliezen en geleidingsverliezen en worden
berekend op basis van parameters van de halfgeleiderschakelaars. Tenslotte
zal een vergelijkende studie gehouden worden tussen conventionele en meer
geavanceerde convertortopologiee¨n.
De implementatie van de meer geavanceerde T-type convertor wordt
besproken in Hoofdstuk 5. Als belasting van deze convertor worden de
stergeconnecteerde asynchrone machine beschouwd alsook een asynchrone
machine met onafhankelijk gevoede fasen. De modulatietechniek wordt
geprogrammeerd via een Field Programmable Gate Array (FPGA) aangezien
deze digitale processor toelaat een groot aantal berekeningen met weinig
vertraging uit te voeren. De verschillende convertoren worden gee¨valueerd
via metingen van het harmonische spectrum en van de verliezen en dit bij
verschillende vermogens alsook schakelfrequenties.
In Hoofdstuk 6 wordt het balanceren van de dc-voedingsspanning over
de serie¨el geschakelde capaciteiten aan de ingang bekeken. De aanwezige
redundantie bij SVPWM in de schakeltoestand van de convertor geeft een
vrijheidsgraad die toelaat de spanning te balanceren. Via simulatie en metin-
gen wordt de werking hiervan geverifie¨erd. Waar voorgaande hoofdstukken
worden bekeken aan de hand van een laagvermogen asynchrone machine, zal
in dit hoofdstuk een synchrone machine van een groter vermogen beschouwd
worden. Verliezen in zowel convertor als machine worden berekend. Om
de verliezen in de machine te begroten wordt een eindig-elementenmodel
gebruikt. Vervolgens zal een bijkomend probleem als gevolg van de ho-
mopolaire spanning bekeken worden. Deze spanningscomponente genereert
lekstromen naar de aarding, resulteert in elektromagnetische interferentie
en verkort de levensduur van de lagers door inductie van lagerstromen.
Een schakelmethode wordt beschreven om deze spanningscomponente te
elimineren. De invloed van deze gewijzigde schakelmethode op de verliezen
van T-type convertor en machine wordt besproken.
Tenslotte worden de voornaamste conclusies weergegeven in Hoofdstuk
7 met tevens een aantal suggesties omtrent toekomstig onderzoek.
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Summary
During the last decades, the technology development in industry expands
the demand for variable frequency high power and medium to high voltage
sources. This made power electronic converters very important to control
industrial as well as domestic loads. The smart-grid is considered one of
the most important applications of today. It often requires a bidirectional
power flow and a fully controlled electrical network (from generation to
customer). It is to be expected therefore that power electronic converters will
be responsible for up to 70-80% of the total grid power.
The large demand of power electronic converters motivates researchers
to optimize the power electronic converter. This optimization is oriented to
increase the converter efficiency and reduce the use of bulky power filters.
In industry, the often used converter is the two-level converter. Due to
mass production, it is a relative cheap converter. Furthermore as the amount
of semiconductor devices is low, it can be rapidly controlled and this by
different types of pulse-width modulation (PWM) techniques. However, the
main drawback of the two-level converter is the high harmonic content in
the output voltage which makes the use of a filter necessary. This power
filter is an additional cost to the converter. By increasing the PWM switching
frequency the harmonic content can be reduced, but this technique increases
the switching loss of the converter. The use of power filter and modulation
with high frequency has to be balanced to achieve reasonable converter cost
with accepted efficiency.
The two-level converter problems motivates researchers to find an alter-
native power converter such as the multilevel converter. This converter can
operate at high power, medium voltage and achieves an output voltage with
reduced harmonic content compared to a two-level converter.
Regarding multilevel converters three main types can be distinguished:
the diode-clamped converter (DCC), the flying-capacitor converter (FCC),
and cascaded H-bridge (CHB) converter. The DCC has the advantages of
a common DC link and absence of capacitor pre-charging. It relies on the
clamping-diodes to obtain the different voltage levels. The FCC replaces these
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clamping-diodes with capacitors to reduce the amount of switching devices
within the DCC, but it has the problems of complex control algorithms in
order to balance and pre-charge the capacitors. The CHB converter uses a con-
ventional H-bridge unit. Compared to DCC and FCC, this converter has the
advantages of higher voltage levels and use of conventional series-produced
power packages. The main drawback is the need of an isolated DC link for
each H-bridge and this for every phase.
The main drawbacks of multilevel converters are the complexity in the
control algorithms and the power circuit as well as the high cost of the
converter. Recent research is focused on multilevel converters optimization.
This optimization can be achieved in control or power circuit simplification.
One method to reduce the converter cost is to reduce the amount of switching
elements used in the circuit.
In this dissertation, advanced multilevel converter topologies with
a reduced number of switching elements are designed. These proposed
topologies are modelled using Matlab® /Simulink® and SimpowersystemTM
toolboxes, and implemented and tested in the laboratory. The results are
compared to conventional multilevel converter topologies as verification.
Chapter 1 gives an introduction on power electronic converters and its
applications. In chapter 2, the different conventional topologies of multilevel
converters are presented and discussed. The advantages, drawbacks and
applications for each type are discussed. The enhanced three-level T-type
converter topology is introduced and discussed as well. Then the proposed
five-level T-type converter topologies “ the five-level T-type converter, and
the dual three-level T-type converter” are introduced. A brief discussion of
multilevel converter modulation techniques is included.
In chapter 3, the three-level T-type converter as well as the proposed
five-level T-type topologies are discussed. A mathematical model for the
T-type multilevel converters is derived. Space-vector PWM (SVPWM) is
considered here to be one of the most popular modulation techniques used to
operate DC/AC converters due to the low harmonic content of the converter
output waveforms. The main drawback in SVPWM is the complex calculation
to identify the vector position and to compute the switching instants. In this
chapter, a method is proposed and discussed to identify swiftly the vector
position and to compute the switching instants for three-level and five-level
converters. The analyses of the SVPWM in this chapter are focused on the
open loop operation for the proposed converter topologies. However, some
advanced control algorithms will be discussed later on in Chapter 6.
Chapter 4 discusses the modelling and simulation of the T-type multilevel
converter topologies supplying an induction machine (IM) and controlled by
the SVPWM technique. The mathematical model of the converter topologies
is implemented within the Matlab® /Simulink® and SimpowersystemTM
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toolboxes. The simulation results are analysed and discussed to evaluate
the converter topologies. The evaluation is based on harmonic analysis and
power loss calculation for the dedicated converters. The harmonic analyses
are performed for the voltage and current waveforms by calculating the
harmonic factor (HF) and the total harmonic distortion (THD). The power
losses of the converter are mainly switching and conduction losses. These
losses are calculated based on the switching device parameters obtained
from data-sheets and substituted in the switching and conduction losses
equations. A comparison between the advanced converter topologies and the
corresponding conventional topologies results is introduced and discussed.
In chapter 5, a hardware implementation for the three-level T-type
converter and the proposed dual three-level T-type converter is described.
The converters are loaded by an IM, either with a star connection for the
T-type converter or with an open-end connection for the dual three-level
T-type converter. The SVPWM technique is programmed within a field
programmable gate array (FPGA). This digital controller is preferred here
as it performs parallel computations and shares resources resulting in a
high amount of operations each clock cycle. The experimental results are
analysed and discussed. This experimental work is focused on evaluating the
converter topologies performance by means of harmonic analysis and power
loss measurement at different ratings and at different switching frequencies.
In chapter 6, the DC link capacitor balancing of a dual T-type converter
is studied. A control algorithm is proposed and implemented in order to
balance the DC link capacitor voltages by means of the SVPWM switching
states redundancy. The proposed algorithm is tested both in simulation
and in experimental work. The simulation and the experimental results
are discussed. In the chapters (4 & 5), the converters are discussed while
supplying a 2 HP IM. In order to validate the evaluate converter topologies
at high power level, an analysis for the proposed topologies supplying a
high rating synchronous machine (150 KVA) is included. This drive system is
evaluated by means of power losses calculation for both the converter and the
connected machine. A numerical analysis for a machine core-loss calculation
is used. The converter loss study is performed for the proposed topologies
as well as for the conventional converter topologies in order to compare
between drive losses using the different converter topologies.
One of the DC/AC converter problems is the common-mode voltage
(CMV). This voltage affects the motor bearings, generates a ground leakage-
current and results in a distorting electromagnetic interference within the
drive system. A study is included in this chapter which discusses the effect of
a CMV elimination (CMVE) on AC drive systems. A comparison between a
drive system with and without CMVE is presented. The study is carried out
on two converter topologies, ie a dual two-level and a dual T-type converters.
xviii SUMMARY
This study aims to show the impact of the CMVE on AC drive losses. Both the
machine and the converter losses are calculated. The study concludes that the
CMVE increases both the converter and the machine losses. Finally, Chapter
7 presents the main conclusions of this thesis and suggests possibilities for
future work.
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DESIGN AND ANALYSIS OF FIVE-LEVEL T-TYPE POWER
CONVERTERS FOR ROTATING FIELD DRIVES

CHAPTER1
Introduction
1.1. Introduction to Power Electronic Converter
A power-electronic converter, as the name indicates, is a device that con-
verts electrical power from one form to another one by means of electronic
components. The aim of the switching power electronic converter is to modu-
late the input power supply in such way to match the load requirements. For
this, a lot of converter topologies exist according to the function of the con-
verter.Well known converters are AC/DC converters (rectifiers), DC/DC con-
verters (DC choppers), AC voltage controllers (AC choppers), AC frequency
converters (cycloconverters), and DC/AC converters (inverters). This chapter
describes briefly the function and the history of power electronic converters.
1.1.1 AC/DC Converter
The history of this converter extends to nearly about one hundred years. It
was referred to as a classical power electronics converter even before the de-
velopment of semiconductor components. The first rectifier was introduced in
1900 as a mercury arc rectifier. Then the metal tank rectifier, vacuum tube rec-
tifier, ignitron, phanotron, and thyratron were introduced gradually and used
until 1950s [1], [2].
The rectifier converts the input AC power to an output DC power. Accord-
ing to the converter circuit and input AC supply, the rectifiers are often clas-
sified to be either a single-phase rectifier or a three-phase rectifier. The output
DC voltage can be a fixed value or an adjustable value. A rectifier, based on
controlled semiconductor devices such as thyristors and transistors, is called
an active rectifier or a controlled rectifier and produces an adjustable DC voltage
value. On the other hand, a rectifier based on diodes is called a passive rectifier
or an uncontrolled rectifier, and produces a fixed DC voltage value [1], [3].
The passive rectifiers are classified as follows, as shown in Fig. 1.1:
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Fig. 1.1: The most often used passive rectifier topologies
(a) Half-wave passive-rectifier
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Fig. 1.2: The input and output voltage waveforms for single-phase passive rectifier.
• Half wave rectifier, which outputs the positive half cycle of the input as
shown in Fig. 1.2.a.
• Full wave rectifier, which rectifies the positive and negative half cycles of
the input as shown in Fig. 1.2.b. It can be based on either a diode bridge or
two diodes with a centre-tap transformer.
The active rectifiers can be classified as half wave and full wave rectifiers as
well. These can be either single-phase or three-phase. On the other hand, ac-
cording to the voltage and current polarity control, the active rectifiers can be
classified into the following three topologies as summarised in Fig. 1.3:
• half bridge rectifier, which is a one quadrant converter. It produces a posi-
tive output voltage and current.
• Full bridge rectifier, which is a two quadrant converter. It produces a posi-
tive or a negative output DC voltage with a positive current.
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Fig. 1.3: The most often used active rectifier topologies
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Fig. 1.4: Output voltage waveform for single-phase active rectifier
The output voltage waveforms for a single-phase active rectifier for half- and
full-wave control are shown in Fig. 1.4. The output voltage is controlled by
means of firing angle control. The active rectifiers output voltage can be de-
scribed by (1.1).
Vo = KcVm cos(α + φ) (1.1)
where Vm is the peak value of the input voltage, α is the firing angle, Kc is a
constant and φ is a phase-shift angle. Both Kc and φ can be derived for each
converter topology.
The main applications of the rectifier are DC drives, back to back converter
for AC drives, renewable energy resources and smart grid applications.
1.1.2 DC/DC Converter
The DC/DC converter converts a fixed DC voltage to a variable DC volt-
age. This converter is composed of active and passive elements. The active
element part is based on semiconductor switches; however the passive ele-
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ment part consists of inductors and capacitors. It can step-up or step-down
the input DC voltage by means of duty cycle control. The duty cycle can be
described as follows:
D =
ton
Ts
(1.2)
where ton is the turn-on period and Ts is the switching period, defined as the
inverse of the converter switching frequency fs. This converter can be consid-
ered as a DC-equivalent of an AC transformer for which the winding ratio
determines the relation between input and output voltage and current. The
most well known DC/DC converters are Buck, Boost, Buck-Boost and Cu´k con-
verters. The circuits for these popular DC/DC converter topologies are given
in Fig.1.5. The relation between the input voltage vin and output voltage vo
as a function of duty cycle is summarized in Table 1.1. Common applications
for such converters are traction motor control, marine hoists, forklift trucks,
renewable energy systems, and electric vehicles (EVs) applications [1], [4].
1.1.3 AC Voltage Controller
The AC voltage controller, or AC chopper, is supplied by an AC power,
single- or three-phase, and produces an adjustable AC voltage. Some different
    (a) Buck converter
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    (c) Boost converter
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(b) Buck-boost converter
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    (d) Cúk converter
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_
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+
_
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_
Vin
Vin
Vin
Vo
Vo
Fig. 1.5: Popular DC/DC converter topologies
Table 1.1: Output and input voltage relations for DC/DC converter topologies
Converter vo/vin
Buck D
Boost 11–D
Buck-Boost DD–1
Cu´k DD–1
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AC voltage controller topologies are shown in Fig.1.6.
Two familiar control techniques that are often used are refereed to as: phase
and on-off control. Fig. 1.7 show the waveforms for both control techniques.
For phase control, the load is connected to the input AC voltage during a part
of each electrical period. The output voltage is a function of the firing angle
(α). The root mean square (RMS) output voltage relations for the single-phase
topologies connected to a resistive load are described by (1.3), (1.4) for half
and full wave converters respectively.
Vo =
Vm√
2
√
1
2pi
(2pi – α + sin 2α
2
) (1.3)
Vo =
Vm√
2
√
1
pi
(pi – α +
sin2α
2
) (1.4)
where Vm is the peak value for the input AC voltage and α is the firing angle.
For on-off control, the load is connected during n electrical period and is
disconnected during m electrical periods to the input AC voltage as shown
in Fig. 1.7-c. The RMS output voltage for a single-phase AC chopper can be
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Fig. 1.6: Some AC voltage controller converter topologies
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Fig. 1.7: Waveforms for different control techniques for AC chopper converter
expressed as follows:
Vo =
Vm√
2
√
n
m + n
(1.5)
where Vm is the peak value of the input voltage, n and m are the number of
turn-on and turn off periods respectively.
The AC chopper is often based on thyristors or triacs. Common appli-
cations for such converters are industrial heating, on-load transformer tap-
changing, lighting control, AC drive and AC magnet controls [1].
1.1.4 AC Frequency Converter
It is interesting to note that the AC frequency converter is used since 1930.
At that moment, a phase-controlled cycloconverter-based thyristor was used
with a grid-controlled mercury-arc rectifier to convert a three-phase 50 Hz
power into a single-phase power at a frequency of 16 23 Hz to supply the rail
way traction in Germany. The cycloconverter is a frequency changer converter
which converts AC power with an input frequency to another frequency in
only one stage. This converter has three popular topologies, which are given
in Fig. 1.8:
• Single-phase/single-phase converter.
• Three-phase/single-phase converter.
• Three-phase/three-phase converter.
This converter generates the positive half cycle of the output waveform by
rectifying the input supply for a number of electrical periods of the input AC
supply. The negative half cycle of the output voltage is generating by using
another bridge to rectify the negative half cycles of the input supply during
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Fig. 1.8: The different cycloconverter topologies
ωt
vin(ωt)
ωt
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vo(ωt)
Fig. 1.9: Waveforms of a single-phase to single-phase cycloconverter.
the same number of periods as the positive half cycle is generated. The first
bridge is called the P-converter and the second one is called the N-converter.
The waveforms of a single-phase to single-phase cycloconverter are shown
in Fig. 1.9. From this figure, the phase voltage RMS value for this topology
connected to a resistive load can be described by(1.4).
For high power applications, thyristor-based cycloconverters are popular
for driving induction and synchronous motors. The main drawback of the
cycloconverter is the limited output frequency range. The maximum output
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Fig. 1.10: Voltage source inverter.
frequency is limited to a value that is only a fraction of the input frequency. As
a result, the main application of the cycloconverter is a low speed AC motor
drive [1], [2].
1.1.5 DC/AC Converter
The DC/AC converter, which is known as the inverter, converts DC power
to AC power of adjustable voltage as well as frequency. An adjustable volt-
age can be obtained either by changing the input DC voltage or by controlling
the converter gain which is normally accomplished by pulse width modula-
tion (PWM). The idea of PWM, is to control the square waveform pulse width
during an interval which is called the switching period. The ratio of the pulse
width to the switching period is referred to as the duty cycle. The inverter gain,
referred to as the fundamental modulation index, is defined as the ratio of the am-
plitude of the reference AC voltage to the input DC voltage. The PWM control
is based on a varying duty cycle, and a fixed switching frequency (which is
the inverse of the switching period) and an amplitude modulation index to
obtain the desired output voltage [1], [2].
The DC/AC converters are classified according to the number of output
phases. Another classification for the DC/AC converters is according to the
input current and DC link voltage [1]:
• The voltage source converter (VSC) which is shown in Fig. 1.10; the input
DC link voltage is constant.
• The current source converter (CSC) which is shown in Fig. 1.11; the input
DC current is constant.
The VSC is often supplied by a stiff DC source. Then, the output is controlled
by PWM techniques to generate an adjustable voltage to fulfil the load re-
quirements. The most popular semiconductors used to implement VSCs are
gate turn-off thyristor (GTO), bipolar junction transistor (BJT), isolated gate
bipolar transistor (IGBT), metal-oxide field effect transistor(MOSFET), and in-
tegrated gate-commutated thyristor (IGCT).
According to the number of discreet levels of the phase voltage (van), VSCs
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Fig. 1.11: Current source inverter.
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Fig. 1.12: Concept of (a) two-level converter and (b) multilevel converter
can be classified in two categories: two-level and multilevel converters. Fig.
1.12 shows the meaning of two-level and multilevel converters. The two-level
converter produces a phase voltage with two voltage levels, while the mul-
tilevel converter produces a phase voltage with three or more voltage levels
depending on the converter topology. Compared with a two-level converter,
the multilevel VSC has the advantages of low harmonic contents and support-
ing higher output voltages also for high power applications [5–15].
1.1.6 Matrix Converter
The matrix converter (MC) is an AC/AC converter that is composed of an
array of bidirectional semiconductor switches, connecting each phase of the
input to each phase of the output. A simple configuration for a matrix con-
verter is shown in Fig. 1.13. This converter can control the magnitude of the
output voltage, frequency and the power factor of the input AC supply. The
DC link capacitors of the VSC is not required in this converter. The develop-
ment of MC configuration with high-frequency control was first introduced
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Fig. 1.13: A simple power circuit for the 3x3 array MC.
in 1980 [16]. A static frequency changer with nine bidirectional switches is in-
troduced. Then, the research on the MC has focused on the implementation
of the bidirectional switches [17, 18], the safe commutation of the converter
switches [19, 20], and the design of the input filter [21, 22]. The main ad-
vantages of the MCs are the low distortion of the input and output voltages,
the bi-directional power flow control and the controllable input power fac-
tor [23]. Moreover, the compact design, the small size and weight due to the
absence of the DC link capacitor make the MC suitable for aerospace appli-
cations [24]. On another hand, the limitations of using the MCs comes from
the lower magnitude of output voltage (can only reach 0.866 times of the in-
put voltage) [25], the complexity of the input filter design [26], and the lower
efficiencies at high switching frequencies compared to VSC [27].
1.2. Problem Formulation
The most often used VSC in AC drive applications is the two-level VSC
due to its compact power circuit and low cost. However, this converter has
the problem of introducing large harmonic contents in the output voltage,
which increases themachine losses and therefore affects its lifetime. This prob-
lem can be solved by adding a harmonic filter or by operating the converter
at a higher switching frequency. The first solution is considered bulky and
presents an extra cost. On the other hand, the second solution increases the
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converter loss, as the switching loss of the converter depends on the switch-
ing frequency [28–33].
The multilevel VSC is today a well known alternative to the two-level VSC
especially for high power and medium voltage applications. It delivers AC
power with lower harmonic content. The main drawbacks of the multilevel
inverters are the complexity of the power circuit and the larger amount of
semiconductor devices compared to the two-level converter. This problem has
motivated researchers to developmore advancedmultilevel VSC circuits with
a smaller amount of semiconductor devices to reduce the converter complex-
ity and cost.
The most popular topologies of multilevel converters are the diode
clamped converter (DCC), the flying capacitor converter (FCC), and the cas-
caded H-bridge (CHB) converter. Each of these converters has its own merits
and demerits. In the DCC, input DC sources are generated by splitting a single
DC bus voltage using capacitor banks. This topology needs a large amount of
clamping diodes and presents the problem of DC bus capacitor unbalance in
particular in a large number of voltage levels. Interesting work for balancing
capacitors in DCC is presented in [34–36].
In FCC, the voltage levels are generated by using clamping capacitors. This
topology requires a larger amount of capacitors with a higher voltage rating
compared to DCC capacitors. The capacitor balance control of this topology
is more complex compared to that of DCC [37–39]. The multilevel CHB con-
verter has the advantage of using modules which can be controlled locally for
each module of H-bridge (which is defined as cell), and globally for all of cells.
The drawback of this topology is the large amount of the required separated
DC power supplies.
In [40], a modified cascaded H-bridge converter is introduced based on
hybrid half- and full-bridge converters as shown in Fig. 1.14. This converter
has the capability of self balancing during positive and negative cycles. The
drawback of this topology is the isolated DC power supplies for each phase.
In [41], [42], an enhanced topology of the hybrid multilevel inverter, shown in
Fig. 1.15, is discussed where a half bridge converter is connected to an isolated
DC supply to construct a single cell. A group of cells is connected in cascade to
a two-level converter to increase the voltage levels of the converter. This solu-
tion reduces the amount of semiconductor devices compared to the H-bridge
converter and uses a common DC supply for the main stage. Nevertheless,
this converter still has the same drawback of the cascaded converter where
each cell of the auxiliary stages requires an isolated DC supply.
[12] and [43] introduced the single-phase version of the cascaded switched
diode multilevel converter which is shown in Fig. 1.16. However this con-
verter still has the same drawback of requiring extra DC sources for the three-
phase version.
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Fig. 1.14: Enhanced hybrid multilevel converter based full H-bridge converter
In [44–49], advanced cascaded H-bridge converter topologies are intro-
duced with a lower number of switches, operating as a single-phase inverter.
However, if applied to a three-phase system, it will require more separated
DC power supplies. One of these topologies is shown in Fig. 1.17. In [50], [51],
a modified cascade transformer-based multilevel inverter, shown in Fig. 1.18,
is presented. This converter increases the number of voltage levels; however
it has a problem of complexity as a result of adding a transformer.
In [52], an advanced configuration for the DCC is introduced to reduce the
blocking voltage for the switches; however, the power circuit becomes more
complicated. The T-type three-level converter is one of the advanced topolo-
gies of the DCC, which has the advantages of a smaller number of switching
devices and a higher efficiency compared to the conventional neutral point
clamped (NPC) converter [53–56].
From this survey, it can be concluded that most researchers are focusing
on developing cascaded H-bridge converters and few researchers are study-
ing further development of DCCs and flying capacitor converters (FCCs).
The FCC uses two categories of capacitors: DC link and clamping capacitors.
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Fig. 1.18: Enhanced single-phase CHB converter based transformer
Moreover, this topology has complicated control strategies for pre-charging
and balancing capacitor voltage. The DCC has only DC link capacitors, which
have to be balanced as well. Therefore, this dissertation focuses on develop-
ing an improved DCC multilevel converter with a reduced number of semi-
conductor devices and at the same time improving the converter efficiency
compared to the conventional DCC converter.
1.3. Objectives of This Thesis
The objectives of this dissertation are to introduce advanced topologies for
multilevel converters, to study these advanced topologies and to compare
these topologies to more conventional multilevel converter topologies. There-
fore we will:
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• Introduce a mathematical model to clarify the converter switching and op-
eration.
• Study the advanced topologies in a complete AC drive system to evaluate
its performance. The items to be studied are as follows:
– Study the problem of DC link capacitor imbalance and introducing a
solution for this problem.
– Analyse the harmonic contents of the converter output waveforms.
– Study the converter loss for a wide range of switching frequencies.
– Study the effect of the generated harmonic content on the machine loss.
• Implement a test set-up for the advanced topologies including a complete
AC drive system.
• Analyse the experimental results and compare these to the simulation re-
sults.
• Compare the advanced multilevel converter results with results obtained
by using conventional converters.
.
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CHAPTER2
Multilevel Voltage Source
Converters: Topologies and
Modulation Techniques.
This chapter gives an overview of different types of conventional multi-
level VSC topologies. The power circuits, method of operation, advantages as
well as drawbacks, and main applications for each type will be introduced.
Then, the enhanced three-level T-type converter will be introduced as well.
The proposed multilevel converter topologies which are the main target of
this thesis will be introduced in this chapter and will be discussed in more
details in the next chapters. Finally, some well-known modulation techniques
for multilevel converters will be described.
2.1. State of the Art: Multilevel VSC topologies
In high power and medium voltage applications, a multilevel converter is
preferred as an alternative to the well-known two-level converter thanks to
a lower harmonic distortion and a reduced voltage stress on semiconductor
switches. As a result of the lower harmonic content, the huge filters that are
used to interface the VSCs to the utility grid can be removed. Hence, multi-
level converters are more suitable to interface renewable energy distributed
resources to the electrical grid [57–60]. The advantage of reducing the voltage
stress on the used semiconductor switches gave the priority to use the mul-
tilevel converters as rectifiers as well as inverters in solid-state transformer
applications [61–67].
Fig. 2.1 shows a classification for the different multilevel converter topolo-
gies. They are classified according to the input DC supply which can be either
20 MULTILEVEL CONVERTERS: TOPOLOGIES AND MODULATION
Multilevel VSC
Isolated DC sources Common DC sources
Cascaded H-bridge
 converter Diode clamped
converter
Flying capacitor
 converter
Fig. 2.1: Classification of multilevel VSC
a common supply or an isolated supply for each of the converter phases. The
DCC and the FCC are multilevel converters sharing the DC source for the dif-
ferent phases. However the CHB uses an isolated DC source for each of the
three phases.
The history of the multilevel converters can be summarized as follows.
The concept of multilevel converters has started with the three-level NPC
converter since 1975 [68], [69]. latter on, several improvements to the mul-
tilevel converter topologies were introduced in [70–76]. More recently, ad-
vanced topologies for the CHB, DCC and FCC converters have been intro-
duced in [12,29,40–56]. In the following subsections, the aforementioned mul-
tilevel converter topologies will be discussed.
2.1.1 Diode Clamped Multilevel Converter
The NPC is the first DCC multilevel converter used in industry [69]. The
circuit diagrams for a three-level and a five-level DCC are shown in Fig. 2.2.
The concept of this converter is to achieve the different voltage levels (as P1,
P2, O, N1 and N2 for a five-level DCC) at the converter output by using diodes
and sets of series power-electronic switches. The possible switching states of
the five-level DCC and the three-level NPC are listed in Table 2.1 and in Table
2.2 respectively. In a three-phase topology, the DC link capacitors are common.
For an n-level DCC converter, the number of required capacitors is n-1. The
phase to converter mid-point (O) voltage can attain n different voltage lev-
els, the line-voltage attains 2n-1 different voltage levels, and the phase voltage
vector, representing all phases, can obtain 4n-3 different voltage levels. This
topology is composed out of 6(n-1) semiconductor switches and 6(n-2) diodes
for a three-phase circuit.
This topology has the advantages of sharing DC link capacitors over the
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Fig. 2.2: Single-phase circuit of DCC for (a) Five-level and (b) Three-level topologies
three phases and pre-charging capacitors as a group. The main drawbacks of
this converter are a more complex power-circuit for topologies with a higher
number of voltage levels, and the fluctuations of the DC supply voltage over
the input capacitors. The latter problem has been tackled by several algo-
rithms as described in [36, 77–83]. The main applications for the DCC con-
verter are AC-drives, static-var compensators, renewable energy resources,
solid-state transformers and smart grid applications.
Table 2.1: The possible switching states of a five-level DCC
Level Q1 Q2 Q3 Q4 Q1′ Q2′ Q3′ Q4′ vUO [V]
P2 1 1 1 1 0 0 0 0 Vdc/2
P1 0 1 1 1 1 0 0 0 Vdc/4
O 0 0 1 1 1 1 0 0 0
N1 0 0 0 1 1 1 1 0 -Vdc/4
N2 0 0 0 0 1 1 1 1 -Vdc/2
Table 2.2: The possible switching states of a three-level NPC
Level Q1 Q2 Q
′
1 Q
′
2 vUO [V]
P 1 1 0 0 Vdc/2
O 0 1 1 0 0
N 0 0 1 1 -Vdc/2
2.1.2 Flying-capacitor Converter (FCC)
The FCC is also referred to as multi-cell converter or capacitor-clamped con-
verter [84]. It was first proposed by T.A. Meynard in [85–87]. Compared to the
DCC converter, the clamping-diodes are replaced by clamping-capacitors to
obtain the different voltage steps. For an n-level FCC, the number of DC link
capacitors is n-1, while the number of clamping-capacitors is either 32 (n-1)(n-
2) for the topology that has equal capacitor voltage ratings, or 3(n-2) for the
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Table 2.3: The possible switching states and corresponding output voltages for three-level
FCC.
Q1 Q2 Q
′
1 Q
′
2 vUO [V]
1 1 0 0 Vdc/2
0 1 1 0 0
1 0 0 1 0
0 0 1 1 -Vdc/2
topology that has different capacitor voltage ratings [88]. Fig. 2.3a,b show the
circuit digram for three- and four-level FCC converters, while their possible
switching states and the corresponding output voltages are summarised in Ta-
ble 2.3 and Table 2.4 respectively. The clamping capacitors in these topologies
have different voltage ratings. The four-level FCC which have equal capacitor
voltage ratings is shown in Fig. 2.3-c.
By applying the relation of the number of capacitors to the four-level con-
verter, the FCC topology with the equal capacitor voltage ratings requires
three capacitors per phase, while the topologywith the unequal capacitor volt-
age ratings requires two capacitors per phase as described in Fig. 2.3.
The drawbacks of this converter are the higher voltage rating of the capac-
itors compared to DCC diodes, the pre-charging of the clamping capacitors,
and the complex control algorithm to balance the DC voltage over the capaci-
tors in a stable manner [84].
2.1.3 Cascaded H-bridge Converter
The CHB multilevel converter is composed of series-connected single-
phase full-bridges to build up each phase leg of the main converter. For n
cascaded bridges, 2n+1 voltage levels are obtained per phase. The circuit di-
agram of the five-level topology for a single-phase is shown in Fig. 2.4. The
converter operation is summarised in Table 2.5. This topology has the advan-
tage of a modular layout and packaging which comes from using common
packages for the four switch H-bridge converter [84], [89, 90]. This advan-
tage makes this converter ideal for connecting renewable energy sources to an
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Fig. 2.3: FCC converter circuit diagram for (a),(c) four-level topology, (b)three-level
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Table 2.4: The possible switching states and corresponding output voltages for four-level
FCC.
Q1 Q2 Q3 Q
′
1 Q
′
2 Q
′
3 vUO [V]
1 1 1 0 0 0 Vdc/2
0 1 1 1 0 0 Vdc/6
1 0 1 0 1 0 Vdc/6
1 1 0 0 0 1 Vdc/6
0 0 1 1 1 0 -Vdc/6
1 0 0 0 1 1 -Vdc/6
0 1 0 1 0 1 -Vdc/6
0 0 0 1 1 1 -Vdc/2
Q1
N
U
VUN
Q2
Q3
Q4
Vdc
Vdc
Q5 Q
Q Q6
Fig. 2.4: A single-phase circuit of five-level cascaded multilevel converter
AC grid. This results from the possibility of using several renewable energy
sources (fuel cells, photovoltaic, ...) as the separate DC sources for this con-
verter. This converter has also been proposed to be used in electric vehicles,
where several batteries, fuel-cells or super-capacitors are well suited to serve
as separate DC supplies [91–95]. The main drawback of this topology is the
requirement of different isolated DC-sources. For example, a five-level con-
verter requires 24 switches with antiparallel diodes and 6 isolated DC-power
supplies for a three-phase circuit. Therefore, the cascaded H-bridge topology
is not preferred in low power applications in contrast with DCC and FCC con-
verter topologies [84].
2.2. Modular Multilevel Converter
The modular multilevel converter is considered as an improvement to
the cascaded converter topology. It can be composed of full-bridge modules,
like the cascaded converter, or half-bridge modules. However the isolated dc-
power supplies are here replaced by capacitors. It has the advantage of using
a common DC link for the overall three-phase circuit [88, 96]. The idea of the
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Table 2.5: The possible switching states and corresponding output voltages for a five-level
cascaded converter.
VAN Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8
2Vdc 1 1 0 0 1 1 0 0
1 0 1 0 1 1 0 0
Vdc 0 1 0 1 1 1 0 0
1 1 0 0 1 0 1 0
1 1 0 0 0 1 0 1
1 0 1 0 1 0 1 0
0 1 0 1 0 0 1 0 1
0 1 0 1 1 0 1 0
0 1 0 1 0 1 0 1
0 1 0 1 0 0 1 1
- Vdc 1 0 1 0 0 0 1 1
0 0 1 1 0 1 0 1
0 0 1 1 1 0 1 0
-2Vdc 0 0 1 1 0 0 1 1
modular multilevel converter is introduced in 1990 by Lai and Peng. They in-
troduced a static synchronous compensator (STATCOM) for reactive-power
control, which is based on a cascaded connection of modular H-bridge con-
verter cells [28], [72]. It was followed by a battery energy storage system for
motor drives in [97].
The modular multilevel converter was improved in order to use half-
bridge modules for low- and medium voltage drive applications as described
in [98–102], and was applied in high voltage DC power transportation system
in [103]. The cells for full and half-bridge converters are shown in Fig. 2.5,
while the three-phase circuit for a double-star modular multilevel converter is
shown in Fig. 2.6.
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C U
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(b)
Fig. 2.5: Modular multilevel converter cells (a) Full-bridge cell, (b) Half-bridge cell
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Fig. 2.6: A three-phase circuit for a double-star modular multilevel converter
2.3. Enhanced Three-Level T-type Converter
The T-type converter is an advanced three-level converter introduced by
Schweizer, Mario and Kolar in 2011 [54]. The circuit diagram for the three-
phase T-type converter is shown in Fig. 2.7. This converter is basically a two-
level converter wherein a branch is added that provides a current path from
the mid-point (O) of the DC link to the converter output. This additional
branch consists of a bidirectional switch which can be obtained by two series
connected common-sources metal-oxide field-effect transistors (MOSFETs), or
common emitter in case of isolated gate bipolar transistor (IGBT). These semi-
conductor switches, as Q2U,Q4U, have a lower voltage stress compared to the
main switches such as Q1U,Q3U: where the first two switches have an open cir-
cuit voltage drop of Vdc/2, the main switches have a voltage drop of Vdc [54].
The power-loss of this converter is studied and compared with two-level
and three-level NPC converters in [53–55]. It is observed that the three-level
T-type converter is more efficient. Moreover, this converter is studied for re-
newable energy applications as a shunt active filter in [56]. The advantages
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Fig. 2.7: Three-level T-type multilevel converter
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of this converter are the lower number of switching elements and higher effi-
ciency compared to the NPC and the two-level converter. On the other hand,
it has the drawback of unequal voltage stress across the switching elements.
Industrial products of the T-type modules are now produced by SEMIKRON
and FUJI companies. The possible switching states for phase-U for T-type con-
verter are given in Table 2.6. The T-type converter is studied and implemented
in this dissertation to be compared to the more advanced five-level converter
topologies.
Table 2.6: Possible switching states for a single-phase of a T-type converter.
Level Q1U Q2U Q3U Q4U VUO
P 0 0 1 1 + Vdc/2
O 0 1 0 1 0
N 1 1 0 0 - Vdc/2
2.4. Proposed Multilevel Converter Topologies
This section discusses the proposed multilevel converter topologies which
are the target of this dissertation. The T-type three-level converter is recon-
figured and implemented as five-level topologies in two different ways. The
developed five-level topologies are introduced in the following subsections.
The converter operation using SVPWM technique and simulation as well as
experimental results for the developed topologies will be presented latter in
Chapters 3- 5.
2.4.1 Dual Three-Level T-type Converter
Increasing the number of converter voltage levels leads to a reduction of
the harmonic contents in the converter output voltage. Considering this point
of view, the dual three-level T-type converter is designed to increase the num-
ber of voltage levels. Other advantages of this converter compared to a five-
level DCC will be discussed in Chapter 3. The dual three-level T-type con-
verter is firstly introduced and designed by the author in [29, 104, 105].
The block diagram of the dual three-level T-type converter connected to a
three-phase load with open ends is shown in Fig. 2.8. The open-end load can
be an AC machine or a transformer for grid connection. The possible switch-
ing states and the output voltages of Phase-U are summarised in Table 2.7.
A complete simulation for this topology operating an open-ends winding in-
duction machine (OEWIM) is presented and discussed in Chapter 4. More-
over, a hardware implementation for this topology and its experimental re-
sults are discussed in Chapter 5. The main applications for dual three-level
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T-type topologies are AC-drives [29, 104], and renewable-energy grid connec-
tions [106, 107].
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N
O converter-1
converter-2
Fig. 2.8: Dual three-level T-type multilevel converter
Table 2.7: The possible switching states and the output voltage for a single phase of a dual
three-level T-type converter.
Converter-1 Converter-2 Connected points VUU′
Q3U, Q4U Q1U′ , Q2U′ P-N’ + Vdc
Q3U, Q4U Q4U′ , Q2U′ P-O’ + Vdc/2
Q2U, Q4U Q1U′ , Q2U′ O-N’
Q3U, Q4U Q3U′ , Q4U′ P-P’
Q2U, Q4U Q2U′ , Q4U′ O-O’ 0
Q1U, Q2U Q1U′ , Q2U′ N-N’
Q2U, Q4U Q3U′ , Q4U′ O-P’ - Vdc/2
Q1U, Q2U Q2U′ , Q4U′ N-O’
Q1U, Q2U Q3U′ , Q4U′ N-P’ - Vdc
2.4.2 Five-Level T-type Multilevel Converter
This topology is firstly introduced and designed by the author as described
in [108]. It can be considered as an extension of the T-type three-level con-
verter. It is obtained by adding four semiconductor switches to each phase of
the T-type three-level converter. The circuit diagram for the converter is shown
in Fig. 2.9. The possible switching states and the output voltage for Phase-U
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are summarised in Table 2.8. The main advantage of this converter compared
to a three-level T-type converter is that the voltage stress is lower. Moreover a
higher efficiency is obtained compared to the conventional DCC converter. A
discussion for this topology with control using SVPWM is presented in Chap-
ter 3. A complete simulation for this topology included in a complete AC drive
system is presented and discussed in Chapter 4.
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Fig. 2.9: Phase-U of a five-level T-type multilevel converter
Table 2.8: Operation of a five-level T-type multilevel converter for Phase-U
Switching Connected points VUZ
Q5U, Q7U, Q8U P2 + Vdc/2
Q5U, Q6U, Q8U P1 + Vdc/4
Q4U, Q8U Z 0
Q2U, Q3U, Q4U N1 - Vdc/4
Q1U, Q3U, Q4U N2 - Vdc/2
2.5. Multilevel Converter Modulation Techniques
The concept of multilevel converters involves generating AC waveforms
with a high number of voltage levels by utilizing a bank of series capacitors in
case of DCC and FCC converter topologies or by utilizing isolated DC sources
in case of CHB converter topology. This high number of voltage levels yield
output voltage waveforms with a low harmonic content [109]. To obtain these
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Fig. 2.10: Classification of multilevel converter modulation strategies.
voltage steps by using multilevel converter topologies, there are two main cat-
egories of modulation techniques that are often used as clarified in the block-
diagram shown in Fig. 2.10 [110, 111]. The techniques are classified according
to the switching frequency as fundamental or high switching frequency. The
fundamental switching frequency techniques are based on modulating the
converter switches by pulses at the desired output voltage frequency. On the
other hand, the high switching frequencies techniques are based on delivering
pulses with high switching frequency compared to the generated voltage fun-
damental frequency. This section gives a brief discussion for these modulation
techniques. However the SVPWM is discussed in more detail for the studied
converter topologies further on in this dissertation.
2.5.1 Sinusoidal PWM (SPWM)
Several sinusoidal PWM (SPWM) techniques can be used for multilevel
converters. Each can be described as a comparison between a reference wave-
form and a carrier waveform. The reference waveform can be a pure sinu-
soidal waveform or a summation of a sinusoidal waveform and an additional
waveform such as third harmonic injection PWM (THI-PWM).
Concerning the carrier waveforms, the following are often described in lit-
erature [84, 112–114]:
• Phase Opposition Disposition (POD) which is shown in Fig. 2.11-a for a
five-level converter. The carrier in the positive vertical axis is pi radians out
of phase with the one in the negative vertical axis.
• Phase disposition (PD) which is shown in Fig. 2.11-b, all carriers are in
phase.
The points of intersection between the reference and carrier waveforms are
used in such a way as to generate the switching pulses which are used to
steer the converter semiconductors [112–117]. The SPWM techniques have
the advantages of simplicity and ease in implementation on any digital con-
troller as microcontrollers, digital signal processing controllers (DSPs) and
field programmable-gate array (FPGA).
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Fig. 2.11: Carrier-based PWM (a) Sinusoidal PWM reference compared to POD carrier, (b)
Third harmonic injection PWM using PD carrier.
2.5.2 Space Vector PWM
The space vector technique has been introduced in the mid-80s [84]. Its
advantages include a good utilization of the DC link voltage and generating
waveforms with low harmonic distortion. As a result, the SVPWM technique
is of interest for high power and high voltage applications [118–127].
For a three-phase multilevel converter, the number of possible switching
states for an n-level converter equals n3. The instantaneous phase voltages vU,
vV, vW result in an instantaneous space vector (2.1). The aim is to rotate this
space vector at a constant speed while keeping a constant amplitude [2, 84]:
V=
2
3 (vU + e
j2pi/3vV + e–j2pi/3vW) (2.1)
where vU, vV and vW are three-phase voltages.
For a VSC, the switching states are classified into active and passive
switching states according to the resultant space-vector magnitude. An ac-
tive switching state produces a non-zero space vector, while a passive switch-
ing state produces a zero space vector. For example, the number of possible
switching states for a three-level converter is 27. These states can be classified
in 24 active switching states and in 3 passive switching states. By applying
the space-vector transformation to the 27 switching states, a three-level space-
vector diagram can be obtained shown as nodes on a hexagon in Fig. 2.12.
The procedure used in generating SVPWM pulses will be discussed in more
details in Chapter 3.
2.5.3 Space Vector Control
The space vector control (SVC) technique is a modulation technique based
on space vector theory. It is based on generating an approximation of the rotat-
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ing voltage vector at a switching frequency equal to the fundamental one. The
technique is preferredwhen a high number of voltage levels is used [110,128].
The idea of the SVC is to generate a vector which is one of the vectors sur-
rounding the reference vector and that minimizes the error or distance to that
reference vector. The high density of vectors when using a high number of
voltage levels will generate the voltage with a small error to the reference.
In [128], an 11-level multilevel converter is introduced. It was observed that
there is indeed a small error between the generated voltage vector and the ref-
erence. Fig. 2.13 shows the hexagon of the 11-level converter which has 1331
switching states producing 331 different vectors. An example to clarify the
vector selection is described as follows. Assuming a triangle, where the vector
Vref is positioned, surrounded by Va, Vb, and Vc vectors. The nearest vector
to the reference one is Va. Hence, in that location, the selection of Va gives the
smallest error.
2.5.4 Selective Harmonic Elimination
The output of a VSC is basically a pulsed waveform. By analysing this
waveform using Fourier analysis, it can be observed that certain harmonics
in the output waveform can be eliminated by using a set of equations as de-
scribed in [110, 129–137]. For an n-level converter, n-1 steering angles are to
be calculated. The set of equations used to calculate the steering angles for a
five-level converter are given by (2.2). The output voltage waveform for such
a modulation technique for a five-level converter is shown in Fig. 2.14.
cos(α1) + cos(α2) + cos(α3) + cos(α4) =Md.
cos(5α1) + cos(5α2) + cos(5α3) + cos(5α4) = 0.
cos(7α1) + cos(7α2) + cos(7α3) + cos(7α4) = 0.
cos(11α1) + cos(11α2) + cos(11α3) + cos(11α4) = 0.
(2.2)
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Fig. 2.12: Vector diagram for three-level converter.
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Fig. 2.14: Vector diagram for 11-level converter
where Md is the modulation index, αx is the pulse angle for x = 1 : n – 1, and
n is the number voltage levels. This modulation technique has the advantages
of a lower semiconductor stress compared to PWM techniques as the semicon-
ductor switches are steered by pulses with a switching frequency equals the
fundamental frequency. Hence, this modulation technique is preferred only
when using multilevel converter topologies with a high number of voltage
levels.
2.6. Summary
This chapter gives an overview for the main topologies of multilevel
converters. The operation, power circuit, applications, advantages and
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Table 2.9: A comparison between advanced topologies and conventional five-level DCC
According to T-type DCC FCC CHB
Main switches 6(n-1) 6(n-1) 6(n-1) 6(n-1)
Main switches 6(n-1) 6(n-1) 6(n-1) 6(n-1)
clamping diodes 0 6(n-2) 0 0
Isolated DC supply n-1 n-1 n-1 3(n-1)
Clamping capacitors 0 0 3(n-2) 0
drawbacks of the different conventional multilevel converter topologies
are introduced. Then, the proposed five-level T-type topologies are shortly
described. A comparison between the three main types of the conventional
multilevel converters and the proposed T-type topology is described in
Table 2.9. This comparison shows how the proposed topologies reduces the
number of switching elements compared to the conventional topologies.
A comparison in more details will be included in Chapter 3 based on the
discussion of the proposed converter topologies. Furthermore, several impor-
tant modulation techniques for multilevel converters are summarised. In the
following chapter, the topologies such as three-level T-type, dual three-level
T-type and five-level T-type converters are discussed in more details.
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CHAPTER3
Modelling and Operation of
T-Type Multilevel Converters
Controlled by SVPWM
This chapter starts with a discussion of SVPWM for a two-level converter
as an introduction to SVPWM for multilevel converters. Then multilevel con-
verter topologies such as three-level and five-level T-type converters are intro-
duced, discussed and analysed. A mathematical switching function model is
derived and discussed for T-type converter topologies in order to describe in
a compact manner the converter switching performance. The procedure of the
SVPWM technique to generate the switching pulses for each of these converter
topologies is discussed. A simple method based on trigonometric fictions and
conditional functions will be proposed to calculate the PWM time intervals
and to determine the vector location for the three-level and for the five-level
converters. More advanced studies regarding to the capacitor voltage balanc-
ing, the harmonic effect on the machine core losses and the common mode
voltage elimination in AC drive systems will be presented in Chapter 6. Fi-
nally, a comparison is made between the proposed converter topologies and
the conventional five-level DCC.
3.1. SVPWM Technique Applied to a Two-Level Converter
The aim of discussing the two-level SVPWM in this section is to intro-
duce the multilevel SVPWM calculations which will depend on time inter-
vals computation of the two-level converter. For a two-level converter, with a
power circuit described in Chapter 1-Fig. 1.10, the number of possible switch-
ing states is 8. Applying these switching states to the space vector relation
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Fig. 3.1: (a) Vector diagram of a two-level converter, (b) One sector vector analysis.
2.1, the resultant number of vectors is 7 including a zero vector. The possi-
ble switching states are (000), (100), (110), (010), (011), (001), (101), and (111).
A state 1 refers to an upper switch turn on, while a state 0 refers to a lower
switch turn on. The resultant vectors for these states are SV0, SV1, SV2, SV3,
SV4, SV5, SV6, and SV7. A two-level converter vector diagram is shown in Fig.
3.1-a.
Fig. 3.1-b shows a triangle which can be considered as a one of the six sec-
tors of a two-level converter. Assume a vector V located at a certain instant
in a specific sector surrounded by Vx, Vy and Vz. The components of V in the
directions of Vx, Vy are V1, V2 respectively. The voltage-second equation can
be written as a function of the nearby vectors as [2]:
V= V1 +V2 = Vx
t1
Tc
+Vy
t2
Tc
+Vz
t3
Tc
. (3.1)
where Tc = t1 + t2 + t3, Tc = Ts/2 and Ts is the switching time. It is important
to note that the time intervals t1 and t2, which correspond to the voltage
vectors Vx and Vy, satisfy the command vector V. The time interval t3 fills up
Tc with the zero vector Vz [2, 84].
By analysing (3.1) in Cartesian-form, the time intervals can be computed from
(3.2). Once the switching time intervals are obtained, a switching pattern
design is required to control the two-level converter semiconductors. The
switching pattern design will be discussed for the T-type multilevel converter
topologies in the following sections.t1t2
t3
 =
Re{Vx} Re{Vy} Re{Vz}Im{Vx} Im{Vy} Im{Vz}
1 1 1
–1Vcos(θ)TcVsin(θ)Tc
Tc
 (3.2)
3.2 Three-Level T-Type Converter 37
Q
C
C
P
N
O
QQ
Q Q Q
Q Q
Q
Q
Q
Q
U
VVdc
Three-phase
 load
n
Z
Z
Z
iU
iV
i
Fig. 3.2: Three-level T-type multilevel converter connected to a three-phase load
where Re{Vx} and Im{Vx} mean the real and imaginary parts of vector Vx
respectively.
3.2. Three-Level T-Type Converter
This converter is introduced in [53–55]. However, there is no mathematical
representation have been studied yet for this converter. Therefore, more de-
tails about this converter modelling, operation and control by using SVPWM
are discussed in this chapter. The circuit diagram of a three-level T-type con-
verter connected to a three-phase Y-connected load is shown in Fig. 3.2.
3.2.1 Operation of a Three-Level T-Type Converter
The operation of phase U for a three-level T-type converter can be de-
scribed by using switching functions as summarised in Table 3.1. For instance,
to obtain the voltage level of point P to phase U, the switch Q3U should be
turned on. Another switching strategy is to turn on Q3U and Q4U. The output
voltage and the voltage stress of the two switching strategies are the same.
However, the switching strategy which is listed in Table 3.1 and shown in
Fig. 3.4-a, referred to as proposed switching strategy in this book, reduces the
number of commutation of the two semiconductor switches Q2U and Q4U. Fig.
3.3 shows the three different possible states for phase U using the proposed
switching strategy. This figure also illustrates the switches that are turned on
and the resulting current path. The driving pulses for the second strategy are
given in Fig. 3.4-b. The figure shows that the switching strategy given in Table
3.1 has a lower number of current commutations. The voltage drops across
the converter semiconductor switches during the off-state are given in Table
3.2. In the following subsection, a switching function model for the three-level
T-type converter is derived and discussed.
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Table 3.1: Operation of a three-level T-type converter, phase U
Level Q1U Q2U Q3U Q4U mU
P 0 0 1 1 1
O 0 1 0 1 0
N 1 1 0 0 -1
Table 3.2: Three-level T-type converter, semiconductors voltage stress during different
modes of operation
Level VQ1U VQ2U VQ3U VQ4U
P Vdc 0.5Vdc 0 0
O Vdc 0 Vdc 0
N 0 0 Vdc 0.5Vdc
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Fig. 3.3: Three-level T-type converter phase-U possible switching states.
3.2.2 A Switching Function Model for a Three-Level T-Type Converter
The switching function model for a three-level T-type converter topology
aims to obtain a straightforward mathematical representation for the con-
verter switching states, the number of voltage levels, and the phase voltage.
Consider mX, the switching function in connecting phase X to points P, N and
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Fig. 3.4: Switching pulses for three-level T-type converter (a) Strategy to reduce switching
losses (b) Alternative strategy
O, where X can be either U, V or W. The phase voltages can be described by:
vUO = VdcmU
vVO = VdcmV
vWO = VdcmW
(3.3)
Assuming a balanced three-phase load, with an isolated neutral-point n. So,
vUn + vVn + vWn = Z(iU + iV + iW) = 0. (3.4)
By applying Kirchoff law, the three-phase voltages can be described by:
vUn = vUO + vOn
vVn = vVO + vOn
vWn = vWO + vOn
(3.5)
By summing the three-phase voltages of (3.5), the voltage vOn can be described
by:
vOn = –
1
3
(
vUO + vVO + vWO
)
= –
Vdc
3
(
mU +mV +mW
)
(3.6)
By substituting (3.6) and (3.3) in (3.5), the three-phase voltage can be expressed
by the switching functions by:
vUn =
Vdc
3
(
2.mU – mV – mW
)
vVn =
Vdc
3
(
2.mV – mU – mW
)
vWn =
Vdc
3
(
2.mW – mV – mU
) (3.7)
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By substituting the switching functions values, of Table 3.1, in (3.7), it is ob-
served that the phase voltage steps show 9 different voltage levels. It can be
observed as well that the number of possible switching states is 27. These
switching states are used to generate the possible vectors for the three-level
T-type converter as will be discussed in the following subsection.
3.2.3 SVPWM Technique for a Three-Level T-Type Converter.
The switching states for the three-level T-type converter are described in
Table 3.3. The meaning of states 0, 1, and 2 is given in Table 3.4. By applying
these switching states to the space vector relation (2.1), the vector diagram of
this converter can be represented as in Fig. 3.5. The three-level vectors in
Fig. 3.5 can be described by (3.8)
vax = 0.5 e(–iα) ;x= 1 : 6
vbx = 1 e(–iα) ;x= 1 : 2k – 1; k = 1 : 6
vby =
√
3
2
e
(
–i(α+ pi6 )
)
;y= 2m; m = 1 : 6
(3.8)
where α is the sector angle. The SVPWM analysis for a three-level T-type con-
verter is discussed in the following subsections.
Region and Sector Identification for a Three-Level T-Type Converter
The calculations for a SVPWM require more effort compared to a SPWM
technique. This is considered the main drawback of this modulation tech-
nique. This is a result of the region identification technique. Here, the region
identifier is built based on a simple conditional statement. The following para-
graph describes how the region wherein the vector is located can be deter-
mined.
Assume a vector V in sector 1 as shown in Fig. 3.6. To determine the tri-
angular region in which a vector is located, the triangular region borders are
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Fig. 3.5: Vector diagram for three-level converter.
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Table 3.3: Three-level T-type converter switching states
Switching Phase Phase Phase Resultant
state U V W vector
1 0 0 0 o
2 0 0 1 a5
3 0 0 2 b9
4 0 1 0 a3
5 0 1 1 a4
6 0 1 2 b8
7 0 2 0 b5
8 0 2 1 b6
9 0 2 2 b7
10 1 0 0 a1
11 1 0 1 a6
12 1 0 2 b10
13 1 1 0 a2
14 1 1 1 o
15 1 1 2 a5
16 1 2 0 b4
17 1 2 1 a3
18 1 2 2 a4
19 2 0 0 b1
20 2 0 1 b12
21 2 0 2 b11
22 2 1 0 b2
23 2 1 1 a1
24 2 1 2 a6
25 2 2 0 b3
26 2 2 1 a2
27 2 2 2 O
Table 3.4: Three-level T-type converter switching states
State Q1U Q2U Q3U Q4U Obtained point
0 1 1 0 0 N
1 0 1 0 1 O
2 0 0 1 1 P
required. These borders can be determined by calculating x1 and x2 as follows:
x1 = |Ox1| =
|oa1| sin(pi3 )
sin( 2pi3 – θ)
x2 = |Ox2| =
|oa1| sin( 2pi3 )
sin(pi3 – θ)
h=Md.sin(θ)
(3.9)
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Fig. 3.6: Region borders calculation for a three-level converter.
where θ is the vector angle, Md is the modulation index (the absolute
value of the vector V), h is the vector V projection on the vertical axis and
hr=|oa1|sin(pi3 )=0.433. An if-else statement for the region identifier for sector
1 is described by a flow chart as shown in Fig. 3.7. The other regions can be
determined in the same way.
On Time Calculations for a Three-Level T-Type Converter
Once the region is determined and the close-by space vectors are identi-
fied, the space-vector turn on intervals can be computed as discussed below.
For a multilevel converter, the corresponding vector diagram includes many
triangular regions. It is important first to discuss the region transformation in
order to calculate the time intervals in a simple way. For a vector of point ”p”
located in a triangle (xyz) as shown in Fig. 3.8, this point can be either repre-
sented by the vector VOp considering point ”O” as a reference or represented
by the vector Vzp considering the point ”z” as a reference. The vector VT is
used to transform between the two triangles. Each triangular region in a mul-
tilevel vector diagram can be transformed to the origin to be like a sector of
a two-level converter [138, 139]. Hence the turn on time intervals can be com-
puted by (3.2). The triangles of sector 1 are shown in Fig. 3.9. The other sectors
are performed in the same way. The following subsection describes how the
switching pulses pattern can be constructed using the calculated switching
time intervals.
Switching Pattern Design for a Three-Level T-Type Converter
To design the switching pattern of the three-level T-type converter, there
are some important factors to be taken into account when selecting the switch-
ing state:
• Achieve the minimum number of commutations,
• Construct a mirrored pattern over a single switching period Ts.
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Fig. 3.7: A flow chart for region identifier function
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Fig. 3.8: Vector transformation to the two-level origin
44 T-TYPE MULTILEVEL CONVERTERS
O
1
b3
a1
a2
a1 b1
b2
a1
b2a2
b2a2
Fig. 3.9: Switching sequence of sector 1 regions.
These demands are common during the SVPWM switching pattern design
for any VSC. The first bullet is important to reduce the switching stress, and
hence the converter switching loss. This is obtained by keeping two phases
out of three at their previous switching states and alter the third phase only.
The second bullet is important to cancel the even harmonic contents in the
generated voltage waveforms.
The following is an example, illustrating the switching pattern design. As-
sume a vector with a per-unit magnitude and angle (Md∠θ) of 0.55∠40o. By
using the region identifier, it can be observed that this vector is located in re-
gion 8 as shown in Fig. 3.6. The surrounding vectors for region 8 are a1, a2 and
b2. The possible switching states for these vectors are listed in Table 3.3. To
apply the rules of pattern design, it is important to start with the vector which
corresponds with the lowest number of possible switching states which is, in
this case, vector b2. This vector can be obtained by the switching state (210).
The most suitable switching state for a1 to achieve the minimum number of
commutations from (210) is (211). Furthermore, the best switching state for
a2, when considering state (210) for b2, is state (110). The switching pulses for
region no. 8 are shown in Fig. 3.10. The application of a SVPWM on a three-
level T-type converter for an AC drives will be discussed in Chapter 4, and
experiments will be discussed in Chapter 5.
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Fig. 3.10: switching pattern pulses for region no. 8 during Ts.
3.3. Proposed Dual Three-Level T-Type Converter
The circuit diagram of a dual three-level T-type converter connected to a
three-phase load is shown in Fig. 3.11. Normally, the three-level T-type con-
verters generate a vector diagram as shown in Fig. 3.5. The topology of a dual
three-level T-type converter can be controlled by the SVPWM technique to
generate a vector diagram similar to that of a five-level converter. One of the
advantages of the dual converter is the use of the three-level T-type industrial
modules which has a better efficiency compared to the NPC converter [53,54].
Here, the operation of a dual three-level T-type converter is discussed. A
mathematical switching function for this topology is derived and discussed.
The switching pulse generation using a SVPWM technique for this converter
while supplying a three-phase loadwith open-ends, like an open-endwinding
induction machine(OEWIM), is discussed. More details about the three-phase
open end connection can be found in [31,140–145]. A simple way to determine
the triangular region wherein the command vector is located is discussed. A
procedure to reduce the switching stress on the converter semiconductors is
discussed as well.
3.3.1 Operation of a Dual Three-Level T-Type Converter
The dual three-level T-type converter operation for phase U is summarized
in Table 3.5. For converter-1, to achieve for phase U the voltage level of point-
P, the switch Q3U should be turned on. Another switching strategy is to turn
on Q3U and Q4U. The output voltage and the voltage stress of the two switch-
ing strategies are the same. However, the switching strategy which is listed
in Table 3.5 reduces the number of commutation of the two semiconductor
switches Q2U and Q4U as discussed previously in Section 3.2.1. Converter-2
semiconductors are controlled in the same way. The voltage drops across the
three-level T-type converter semiconductor switches during off-state are listed
in Table 3.6.
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Fig. 3.11: The circuit diagram of the dual three-level T-type converter.
Table 3.5: Modes of operation of a dual three-level T-type, phase U
converter-1 mU point converter-2 mU′ point
Q3U, Q4U 1 P Q3U′ ,Q4U′ 1 P′
Q2U, Q4U 0 O Q2U′ ,Q4U′ 0 O′
Q1U, Q2U -1 N Q1U′ ,Q2U′ -1 N′
Table 3.6: Dual three-level T-type converter, semiconductors voltage stress during different
modes of operation
Level VQ1U VQ2U VQ3U VQ4U
P 0.5Vdc 0.25Vdc 0 0
O 0.5Vdc 0 0.5Vdc 0
N 0 0 0.5Vdc 0.25Vdc
Level VQ1U′ VQ2U′ VQ3U′ VQ4U′
P’ 0.5Vdc 0.25Vdc 0 0
O’ 0.5Vdc 0 0.5Vdc 0
N’ 0 0 0.5Vdc 0.25Vdc
3.3.2 A switching Function Model for a Dual Three-Level T-Type Con-
verter
The switching functionmodel for a dual three-level T-type converter topol-
3.3 Proposed Dual Three-Level T-Type Converter 47
ogy aims to obtain a straightforward mathematical representation for the con-
verter switching states, the number of voltage levels, and the phase voltage.
Consider mX, the switching function in connecting phase X to points P, N and
O, where X is either U, V or W for converter-1, while converter-2 has the same
symbols with a prime. The converter terminal voltages referred to the mid-
points O, and O’ can be described by:
vUO = Vdc.mU, vVO = Vdc.mV, vWO = Vdc.mW
vU′O′ = Vdc.mU′ , vV′O′ = Vdc.mV′ , vW′O′ = Vdc.mW′
(3.10)
Applying Kirchhoff voltage law to phase UU’, which has a loop shown in
Fig. 3.12, the voltage vUU′ , and the same for vVV′ and vWW′ , can be described as:
vUU′ = vUO + vOO′ – vU′O′
vVV′ = vVO + vOO′ – vV′O′
vWW′ = vWO + vOO′ – vW′O′
(3.11)
Assuming a balanced three-phase load results in vUU′ + vVV′ + vWW′ = 0.
Then, by summing the three phase voltages of (3.11), the voltage vOO′ can be
described by:
vOO′ =
1/3
(
vUO + vVO + vWO – vU′O′ + vVO′ – vW′O′
)
(3.12)
By substituting (3.10) and (3.12) into (3.11), the three-phase voltages can be
described as:
vUU′ =
1/3Vdc
(
2mU – 2mU′ – mV +mV′ – mW +mW′
)
vVV′ =
1/3Vdc
(
2mV – 2mV′ – mU +mU′ – mW +mW′
)
vWW′ =
1/3Vdc
(
2mW – 2mW′ – mV +mV′ – mU +mU′
) (3.13)
By substituting the switching functions different values, given in Table 3.5,
in (3.13), it can be observed that the phase voltage steps attain 17 different
voltage levels. Remark also that the number of possible switching states is 729.
These switching states are used to generate the possible vectors for the dual
three-level T-type converter as will be discussed in the following subsection.
U U'
vUU'vUO vU'O'
vOO'
+
++ +
Fig. 3.12: one-line diagram for converter phase U operation
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Fig. 3.13: Vector-diagram for a dual three-level T-type converter
3.3.3 SVPWM Technique for a Dual Three-Level T-Type Converter.
The dual three-level T-type converter gives the same generated vectors of
a five-level converter. This converter has 729 switching states (which results
from multiplying 27 switching states for each three-level converter), which
produce 61 vectors. By applying the 729 switching states to the space vec-
tor relation (2.1), the converter can produce a vector-diagram like a five-level
converter as shown in Fig. 3.13. By analysing the vector-diagram and its corre-
sponding switching states, these vectors contain 60 non-zero vectors and one
zero vector. The non-zero vectors are A′s, B′ s, C′s and D′s. The set of A′s vec-
tors include (A1-A6) that can be obtained by 216 switching states. The set of
B′s vectors include (B1 – B12) that can be obtained by 264 switching states. The
set of C′s vectors include (C1-C18) that can be obtained by 156 switching states.
The set of D′s vectors include (D1-D24) that can be obtained by 48 switching
states. Therefore, the number of active switching states is 684 states. The zero-
vector ’O’ can be obtained by 45 passive switching states. The vector diagram
in Fig. 3.13 can be divided to six triangles (which are called sectors): which are
(OD1D5), (OD5D9), (OD9D13), (OD13D17), (OD17D21) and (OD21D1). Each of
these sectors includes 16 triangular regions. The vectors in Fig. 3.13 can be de-
scribed by (3.14).
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vAx = |OA1| e(–iα) ;x= 1 : 6
vBx = |OB1| e(–iα) ;x= 1 : 11;oddonly
vBy = |OB2| e
(
–i(α+ pi6 )
)
;y= 2 : 12;even only
vCx = |OC1| e(–iα) ;x= 1, 4, 7, 10, 13, 16
vCy = |OC2| e
(
–i(α+ pi9 )
)
;y= 2, 5, 8, 11, 14, 17
vCz = |OC3| e
(
–i(α+ 2pi9 )
)
;z= 3, 6, 9, 12, 15, 18
vDx = |OD1| e(–iα) ;x= 1, 5, 9, 13, 17, 21
vDy = |OD2| e
(
–i(α+ pi12.95 )
)
;y= 2, 6, 10, 14, 18, 22
vDz = |OD3| e
(
–i(α+ pi6 )
)
;z= 3, 7, 11, 15, 19, 23
vDj = |OD4| e
(
–i(α+ pi3.95 )
)
; j= 4, 8, 12, 16, 20, 24
(3.14)
where α is the sector angle which equals 0, pi3 ,
2pi
3 , pi,
3pi
2 , and
5pi
2 for sectors
1:6 respectively. The following subsection describes the region identification
function used to determine the command vector position.
Region and Sector Identification for a Dual Three-Level T-Type Converter
Here, the region identifier is built based on a simple conditional statement.
The following paragraph describes how the region wherein the vector is
located can be determined. Assume a vector V in sector 1 (OD1D5) as shown
in Fig. 3.14. To determine the triangular region in which a vector is located,
the triangular region borders are required. These borders can be determined
by calculating x1-x6 as follows:
x1 = |Ox1| =
|OA1| sin(pi3 )
sin( 2pi3 – θ)
, x2 = |Ox2| =
|OA1| sin( 2pi3 )
sin(pi3 – θ)
x3 = |Ox3|=
|OB1| sin(pi3 )
sin( 2pi3 – θ)
, x4 = |Ox4|=
|OB1| sin( 2pi3 )
sin(pi3 – θ)
,
x5 = |Ox5|=
|OC1| sin(pi3 )
sin( 2pi3 – θ)
, x6 = |Ox6|=
|OC1| sin( 2pi3 )
sin(pi3 – θ)
(3.15)
where θ is the vector angle. An if-else statement for the region identifier for
sector 1 is described by a flow chart as shown in Fig. 3.15- Fig. 3.17. The Md
is the modulation index (the absolute value of the vector V), h is the vector V
projection on the vertical axis and hr=|oa1|sin(pi3 )=0.433. The other regions can
be determined in the same way. For other sectors, a simple transform can be
used after comparing θ with the values of 60o, 120o, 180o, 270o and 300o.
The pulses time intervals can be determined as discussed in Section 3.2.3.
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The following subsection discusses the construction of the switching pattern
for the dual three-level T-type topology.
Switching Pattern Design for a Dual Three-Level T-Type Converter
To design a switching pattern for the dual three-level T-type converter,
locus for x2
O
1
 x1
 x3
 x
 x
 x
hrV
1
5
C11A1
Fig. 3.14: Region-borders calculation
Fig. 3.15: Region identifier function, part-1
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Fig. 3.16: Region identifier function, part-2
Fig. 3.17: Region identifier function, part-3
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there are three important factors to be taken into account when selecting the
switching state:
• Achieve the minimum number of commutations,
• Construct a mirrored pattern.
• Alter the switching state of one three-level T-type converter only during
one sixth of the generated voltage period.
The first two bullets are discussed in Section 3.2.3. The third bullet is the cri-
terion to keep the dual three-level T-type topology at a minimum switching
stress and to reduce the converter switching loss. By analysing the 729 switch-
ing states of this converter, it is concluded that there are common switching
states which can be used to keep one converter working at a common switch-
ing state, while the other converter is varying its switching state. This is valid
for dual converters. The common switching states for the regions 56-96 are
shown in Fig. 3.18. This switching strategy keeps the two converters semicon-
ductors without commutations for one sixth of the generated voltage electrical
period. The following is an example, illustrating this strategy of switching
pattern design based on a reduced-loss criterion. Assume a vector with a per-
unit magnitude and angle (Md∠θ) of 0.85∠12o. This vector is located in region
no. 56 as shown in Fig. 3.14. The surrounding vectors of this region are C1, C2
and D2 (Fig. 3.13). The possible switching states for these vectors are listed in
Table 3.7. The vector which corresponds to the lowest number of switching
states is considered firstly, which is vector D2 here. This vector has two possi-
ble switching states. Themost suitable switching state to achieve the switching
Co
nv
ert
er-
1
Fig. 3.18: Common switching state for the regions 56-96
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Table 3.7: The possible switching states for region no. 56 surrounding vectors.
Vector C1 C2 D2
State 19 20 22 10 23 19 19 20 22 10 23 25 13 26 19 22 19 22
U 2 2 2 1 2 2 2 2 2 1 2 2 1 2 2 2 2 2
V 0 0 1 0 1 0 0 0 1 0 1 2 1 2 0 1 0 1
In
v
-1
W 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0
State 5 6 8 9 9 18 2 3 5 6 6 8 9 9 15 18 6 9
U’ 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0
V’ 1 1 2 2 2 2 0 0 1 1 1 2 2 2 1 2 1 2
In
v
-2
W’ 1 2 1 2 2 2 1 2 1 2 2 1 2 2 2 2 2 2
pattern design requirements for D2 is (19-6) which means that converter-1 and
converter-2 are operated at states 19 and 6 respectively. The meaning of each
switching state number is clarified in Table 3.7. The selected switching states
for this region are indicated in bold in this Table. For converter-1, the state 19
is selected as it is observed that this state is common between the switching
states for regions 55, 56, 57, 94, 95 and 96 (Fig. 3.18). Hence, the combination
(19-6) keeps converter-1 at a fixed switching state, while changing converter-
2 switching with the condition of minimum number of commutations. The
switching pulse sequence for region no. 56 is shown in Fig. 3.19. Another ex-
ample for a vector located in region 61 can have a switching pattern as shown
in Fig. 3.20. This figure shows that converter-2 changes its switching state.
However, converter-1 has the same state during Ts interval. The application
of SVPWM on a dual three-level T-type converter will be discussed for an
OEWIM in Chapter 4, and experiments will be given in Chapter 5.
3.4. Proposed Five-Level T-Type Converter
The three-phase circuit for a five-level T-type converter connected to a
three-phase load is shown in Fig. 3.21. This converter is composed of eight
switches with anti-parallel diodes per phase. It has the advantage of using
industrial two-level and three-level T-type modules. It can be composed of a
three-level T-type module and two modules of a two-level converter. In the
following subsections, the operation for a five-level T-type converter is dis-
cussed. A mathematical switching function is derived for this topology. Then,
the operation of the five-level T-type converter based on SVPWM technique is
discussed.
3.4.1 Operation of a Five-Level T-Type Converter
The operation of phase U of five-level T-type converter based on switching
functions is summarised in Table 3.8. To attain the voltage level of point-P2,
the switches Q5U and Q7U should be turned on. In addition, switch Q4U can be
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Fig. 3.19: Pulses for region no. 56 switching pattern during time interval Ts.
turned on to reduce the switching stress as in the case of the three-level T-type
converter. This switch is turned on during the connection of points P1, P2 and
Z. Switch Q8U can be tuned-on during the connection of points N1, N2 and Z as
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Fig. 3.20: Pulses for region no. 61 switching pattern during time interval Ts.
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Fig. 3.21: Three-phase five-level T-type multilevel converter
well. Fig. 3.22 shows a comparison between the two switching strategies. The
different switching modes for phase U of this converter are described in Fig.
3.23. The voltage drops across the five-level T-type converter semiconductor
switches during off-state are listed in Table 3.9. In the following section, the
switching function model of the five-level T-type converter is discussed.
3.4.2 A switching Function Model for The Five-Level T-Type Converter
In this section, a mathematical switching function for a five-level T-type
converter is derived and discussed to obtain a clear idea of the converter
Table 3.8: Operation of a five-level T-type multilevel converter for phase U
Switching mUp2 mUp1 mUz mUn1 mUn2 Point VUZ
Q5U, Q7U, Q4U 1 0 0 0 0 P2 + Vdc
Q5U, Q6U, Q4U 0 1 0 0 0 P1 + Vdc/2
Q4U, Q8U 0 0 1 0 0 Z 0
Q2U, Q3U, Q8U 0 0 0 1 0 N1 - Vdc/2
Q1U, Q3U, Q8U 0 0 0 0 1 N2 - Vdc
56 T-TYPE MULTILEVEL CONVERTERS
Table 3.9: A five-level T-type multilevel converter: semiconductors voltage drop during
off-state
Level VQ1 VQ2 VQ3 VQ4 VQ5 VQ6 VQ7 VQ8
P2
1/4Vdc 0
3/4Vdc 0 0
1/4Vdc 0
1/2Vdc
P1
1/4Vdc 0
1/2Vdc 0 0 0
1/4Vdc
1/4Vdc
Z 1/4Vdc 0
1/4Vdc 0
1/4Vdc 0
1/4Vdc 0
N1
1/4Vdc 0 0
1/4Vdc
1/2Vdc 0
1/4Vdc 0
N1 0
1/4Vdc 0
1/2Vdc
3/4Vdc 0
1/4Vdc 0
(b)
vQ4U
v
(a)
vQ4U
v
Fig. 3.22: Switching pulses formidpoint switches for (a) Proposed strategy (b) Higher stress
strategy
performance, derive the number of switching states and the number of volt-
age levels. The operation for the phase U based on the switching functions
is summarized in Table 3.8. It is assumed that mXp1 , mXp2 , mXn1 , mXn2 and
mXz are the switching functions for connecting phase X to points P1,P2,N1,N2
and Z respectively, where X can be the U,V and W terminals. The converter
terminal voltages referred to the converter mid-point Z can be described by:
VUZ =
1/4Vdc(mUp1 –mUn1) +
1/2Vdc(mUp2 – mUn2)
VVz =
1/4Vdc(mVp1 – mVn1) +
1/2Vdc(mVp2 – mVn2)
VWz =
1/4Vdc(mWp1 – mWn1) +
1/2Vdc(mWp2 – mWn2)
(3.16)
The line to line voltages of the converter can expressed as follows:
VUV =
1/4Vdc(mUp1 –mUn1 –mVp1 +mVn1)
+ 1/2Vdc(mUp2 –mUn2 –mVp2 +mVn2)
VVW =
1/4Vdc(mVp1 –mVn1 –mWp1 +mWn1)
+ 1/2Vdc(mVp2 –mVn2 –mWp2 +mWn2)
VWU =
1/4Vdc(mWp1 –mWn1 –mUp1 +mUn1)
+ 1/2Vdc(mWp2 –mWn2 –mUp2 +mUn2)
(3.17)
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Fig. 3.23: five-level T-type modes of operation
For a three-phase converter connected to a balanced three-phase load, the
three-phase voltages can be expressed as a function of Vsz by:
VUs = VUz – Vsz
VVs = VVz – Vsz
VWs = VWz – Vsz
(3.18)
By summing (3.18), the voltage Vsz can be described by (3.19). By substitut-
ing the switching function possibilities into (3.20), it can be observed that the
phase voltage attains 17 voltage steps. It is observed as well that the possible
number of switching states for the five-level T-type converter is 125. These
switching states are used to generate the vector diagram of the five-level T-
type topology as will be discussed in the following subsection.
Vsz =
1/3
(
VUz +VVz +VWz
)
(3.19)
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By substituting (3.19) into (3.18), the three-phase voltages can be expressed by:
VUs =
1/12Vdc
(
2mUp1 – 2mUn1 + 4mUp2 – 4mUn2
– mVp1 +mVn1 – 2mVp2 + 2mVn2
– mWp1 +mWn1 – 2mWp2 + 2mWn2
)
VVs =
1/12Vdc
(
2mVp1 – 2mVn1 + 4mVp2 – 4mVn2
– mUp1 +mUn1 – 2mUp2 + 2mUn2
– mWp1 +mWn1 – 2mWp2 + 2mWn2
)
VWs =
1/12Vdc
(
2mWp1 – 2mWn1 + 4mWp2 – 4mWn2
– mVp1 +mVn1 – 2mVp2 + 2mVn2
– mUp1 +mUn1 – 2mUp2 + 2mUn2
)
(3.20)
3.4.3 SVPWM Technique for a Five-Level T-Type Converter.
The number of switching states for a five-level T-type converter topology
is 125, see Table 3.10. By applying these switching states to the space-vector
relation described by (2.1), it is observed that the vector diagram for five-level
T-type topology is similar to the five-level vector diagram shown in Fig. 3.13.
By analysing this vector diagram and its corresponding switching states, it
is observed that this hexagon consists of 60 non-zero vectors and one zero
vector. The non-zero vectors are A′s, B′s, C′s and D′s. The set of A′s vectors
include (A1-A6) that can be obtained by 24 switching states. The set of B
′
s vec-
tors include (B1 – B12) that can be obtained by 36-switching states. The set of
C′s vectors include (C1-C18) that can be obtained by 36 switching states. The
set of D′s vectors include (D1-D24) that can be obtained by 24 switching states.
Therefore, the number of active switching states is 120 states. The zero-vector
O can be obtained by 5 passive switching states. The region identification and
switching time intervals determination is similar as the dual three-level T-type
converter. The following subsection describes how the switching pulses pat-
tern can be constructed using the calculated switching time intervals.
3.4.4 Switching Pattern Design for a Five-Level T-Type Converter
To design a switching pattern for a five-level T-type converter, the two fac-
tors to be taken into account during switching state selection are 1) Achieve
the minimum number of commutations, 2) Construct a mirrored pattern. The
following is an example, illustrating this strategy of switching pattern design.
For the vector which is described in Section 3.3.3, the surrounding vectors
for region 56 are C1, C2 and D2(Fig. 3.13). To achieve the rules of pattern con-
struction, the vector with the lowest number of switching states is considered
firstly, which is vector D2 in this region. This vector has one possible switching
state which is (410). The best switching states for this pattern are (411), (410),
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Table 3.10: The possible switching states five-level T-type converter.
D’s 1 2 3 4 5 5 7 8 9 10 11 12
U 4 4 4 4 4 3 2 1 0 0 0 0
V 0 1 2 3 4 4 4 4 4 4 4 4
W 0 0 0 0 0 0 0 0 0 1 2 3
D’s 13 14 15 16 17 18 19 20 21 22 23 24
U 0 0 0 0 0 1 2 3 4 4 4 4
V 4 3 2 1 0 0 0 0 0 0 0 0
W 4 4 4 4 4 4 4 4 4 3 2 1
C’s 1 2 3 4 5 6 7 8 9
U 3 4 3 4 3 4 3 4 2 3 1 2 0 1 0 1 0 1
V 0 1 1 2 2 3 3 4 3 4 3 4 3 4 3 4 3 4
W 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 2 2 3
C’s 10 11 12 13 14 15 16 17 18
U 0 1 0 1 0 1 0 1 1 2 2 3 3 4 3 4 3 4
V 3 4 2 3 1 2 0 1 0 1 0 1 0 1 0 1 0 1
W 3 4 3 4 3 4 3 4 3 4 3 4 3 4 2 3 1 2
B’s 1 2 3 4 5 6
U 2 3 4 2 3 4 2 3 4 1 2 3 0 1 2 0 1 2
V 0 1 2 1 2 3 2 3 4 2 3 4 2 3 4 2 3 4
W 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 1 2 3
B’s 7 8 9 10 11 12
U 0 1 2 0 1 2 0 1 2 1 2 3 2 3 4 2 3 4
V 2 3 4 1 2 3 0 1 2 0 1 2 0 1 2 0 1 2
W 2 3 4 2 3 4 2 3 4 2 3 4 2 3 4 1 2 3
A’s 1 2 3
U 1 3 4 2 1 2 3 4 0 1 2 3
V 0 2 3 1 1 2 3 4 1 2 3 4
W 0 2 3 1 0 1 2 3 0 1 2 3
A’s 4 5 6
U 0 1 2 3 0 1 2 3 1 2 3 4
V 1 2 3 4 0 1 2 3 0 1 2 3
W 1 2 3 4 1 2 3 4 1 2 3 4
V O
U 0 1 2 3 4
V 0 1 2 3 4
W 0 1 2 3 4
(310), and (300) for C1, D2, C2, and C1 respectively. The switching pulse se-
quence for this example is shown in Fig. 3.24.
Based on the SVPWM discussion for the five-level T-type converter topol-
ogy, a complete simulation for this topology including in a complete AC drive
system is discussed in Chapter 4.
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Fig. 3.24: five-level T-type converter pulses for region no. 56 switching pattern during Ts
time interval.
3.5. Comparison Between Proposed Five-Level T-Type Converters
and The Conventional Five-Level DCC
In Table 3.11, a comparison is shown between the aforementioned T-type
topologies and the conventional five-level DCC for which the single-phase
circuit is shown in Fig. 2.2-a. Considering the semiconductor switching ele-
ments, which are often MOSFETs or IGBTs connected to anti-parallel diodes,
all topologies have the same number of semiconductor switches. However,
the clamping diodes are absent in the power circuit of the T-type topolo-
gies. Hence, the number of semiconductor elements is lower for the T-type
converters compared to conventional five-level DCC. For the voltage stress,
the T-type topologies have different voltage stresses over their semiconduc-
tor switches. However for the conventional five-level DCC, there are different
voltage stresses over the clamping diodes.
Regarding the driving circuits, isolated ground DC supplies are used
to supply the driver circuits of the semiconductor switches. For the T-type
topologies, by using common emitters IGBT’s (or common sources for MOS-
FETs), the number of isolated DC supplies is lower than the conventional DCC
topology. For the dual three-level T-type converter, for AC drive applications,
an isolated transformer is required to prevent the flow of the zero-sequence
current. However, for renewable energy applications as photovoltaic(PV) and
fuel-cell (FC), the isolated transformer is not required as the DC source is iso-
lated. Themain advantage of the dual three-level T-type topology is the higher
number of possible switching states which result in a higher degree of free-
dom for the converter power loss reduction and for DC link capacitor voltage
balancing as will be discussed in Chapter 4 and Chapter 6.
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Table 3.11: A comparison between advanced topologies and conventional five-level DCC
According Dual three-level Five-level Five-level
to T-type T-type DCC
switches & anti-parallel diodes 8 8 8
separate diodes 0 0 18
Max. voltage stress on switches 1/2 Vdc
3/4 Vdc
1/4 Vdc
Max. voltage stress on diodes 0 0 3/4 Vdc
DC supply for driver circuit 14 14 22
Isolated power transformer 1 0 0
SVPWM switching states 729 125 125
3.6. Summary
This chapter discusses the several multilevel converter topologies which are
the target of this thesis. The operation is discussed based on the SVPWM tech-
nique. The procedure for the SVPWM is discussed and presented in details for
three-level and five-level T-type converters. A conditional procedure is used
to identify the region in which the space vector is located. A general method
for the multilevel switching pattern time intervals calculation is introduced
and discussed as well. Finally, a comparison between the five-level T-type
topologies and the conventional five-level DCC is presented. In the next
chapter, the simulation and discussion of the T-type converter topologies
applied to AC drive system will be presented.
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CHAPTER4
Application of T-Type
Converters to AC Drives:
Simulation and Discussion
This chapter discusses the application of the five-level T-type converters
in AC drives controlled by a SVPWM technique. The three-level T-type con-
verter is studied as well in order to compare its results to the proposed five-
level converter topologies. A simulation of the converter topologies is stud-
ied within Matlab®/Simulink®and with SimpowersystemTM toolboxes. A dis-
cussion based on simulation results is presented. Different T-type converter
topologies are evaluated by means of analysing the output waveforms har-
monic spectra and by calculating the converter loss. A comparison between
the five-level T-type converter topologies and the three-level T-type and NPC
as well as the five-level DCC topologies is given in order to show the advan-
tages of proposed topologies.
4.1. Application of a Three-Level T-Type Converter In AC Drives
In this section, the application of a three-level T-type converter in an AC
drive system is discussed. Fig.4.1 describes a block diagram for the studied
AC drive system. The three-level T-type converter supplies a three-phase IM
which is mechanically connected to a DC machine. The DC machine supplies
a resistive load in order to test the AC drive system at different loading con-
ditions. The three-level T-type converter is supplied from DC sources. The
differential equations which describe the IM dynamic model and the machine
parameters are given in Appendix A. More details about this model can be
found in [146].
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Fig. 4.1: Block diagram for a T-type AC drive system
A SVPWM model is implemented within Matlab®/Simulink®. A block di-
agram for the SVPWM model is shown in Fig. 4.2. This diagram shows the
blocks used to generate the switching pulses to the T-type converter. First, a
vector is generated with a magnitudeMd and an angle ωt. The region and the
sector identifier are used to find out the space vector position. Then, the time
intervals are calculated based on the vector position. The switching pattern
pulses are saved in a look-up table (LUT). Once the time intervals are calcu-
lated, the LUT is used to generate the switching pulses. The function of each
block in Fig. 4.2 is discussed in the sequel.
The block ωt generates the angle by using a timer multiplied by the value
ω which equals 2pif, where f is the desired output frequency. The sector iden-
tification function is described in Fig. 4.3. A conditional function is used to
identify the sector wherein the vector is located. Another conditional func-
tion is used to identify the region wherein the vector is located. This function
uses the region borders and compares it with the vector magnitude at dif-
ferent angle values to identify the triangular region. A block diagram which
describes the region identification function is shown in Fig. 4.4. The region
borders can be calculated using (3.9). The simulation results for a three-level
T-type converter, controlled by a SVPWM technique at a switching frequency
4.8 kHz, are discussed in the sequel. The driving pulses, the voltage across the
semiconductor switch (drain to source voltage), the switch current and the an-
tiparallel diode current waveforms for semiconductor switches Q1U - Q4U are
shown in Fig. 4.5 - Fig. 4.8 respectively. These figures show that:
Region
Identifier
Time
Interval
computationωt
M
Sector
Identifier Switching
Pattern
pulses
Saved in 
a LUT
Driving
pulses
To 
converter
Fig. 4.2: A block diagram describes the SVPWM computation
4.1 Application of a Three-Level T-Type Converter 65
ωt
/3
2 /3
2
/3
5 /3
+
_
7
Sector
Fig. 4.3: Block diagram for a sector identification function
Region
x1
M
x2
M
2
hr
h
3
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• Different voltage levels across the semiconductor switches are noticed. The
maximum voltage across Q1U and Q3U equals Vdc, while the maximum
voltage across Q2U and Q4U equals
1/2Vdc; Vdc here equals 284 V.
• The driving pulses for the semiconductor switches Q2U and Q4U, reflect
the proposed switching strategy discussed in Section 3.2.1. In Fig. 4.6-a,
the driving signal is active high during the time interval T1, while there is
no current flowing in the switch as shown in Fig. 4.6- b. The same remark
holds for semiconductor switch Q4u as shown in Fig. 4.8.
• For the semiconductor switches Q1U and Q3U, it is worth noting that there
are no transitions from on to off state or visa versa while the voltage across
these two switches is Vdc. The maximum voltage across these switches is
1/2Vdc at the instants of transition. For example, during the intervals Tsw
and Td (Fig. 4.5, Fig. 4.7), the voltage across the switches Q1U and Q3U
equals 1/2 Vdc, while the voltage across these switches during the reminder
of the electrical period isVdc. As a result, the higher voltage across Q1U and
Q3U, compared to the switches Q2U and Q4U, has no effect on the switching
loss.
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diode current, and (d) drain-source voltage
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Fig. 4.9-a shows two electrical periods of the machine phase voltage. The num-
ber of voltage levels equals 9 as is described by (3.7). The machine phase cur-
rent is shown in Fig. 4.9-b. The current appears harmonic free as the machine
impedance is damping the higher frequencies harmonic spectrum. The ma-
chine torque and the load torque at the full load condition are shown in Fig.
4.10. The machine speed is shown in Fig. 4.11. The torque versus the machine
speed at the full load operation is shown in Fig. 4.12. The following subsection
describes the harmonic analysis for the three-level T-type converter output
voltage and current.
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Fig. 4.9: Machine (a) phase voltage and (b) steady state phase current for a three-level
T-type converter supply
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Fig. 4.10: Machine electrical torque compared to load torque
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4.1.1 Harmonic Analysis Study of a Three-Level T-Type Converter Out-
put Waveforms
This section discusses the harmonic analysis of a three-level T-type con-
verter generated voltage and current waveforms. The harmonic factor (HF)
and the total harmonic distortion (THD) factor are used to show the harmonic
contents in the converter output. TheHF and the THD factors can be described
by [84]:
HF=
Vrmsh
Vrms1
, THD=
√(
Vrms
Vrms1
)2
– 1, (4.1)
whereVrmsh is the rootmean square (RMS) value of the harmonic order number
h of the voltage waveform, Vrms1 is the RMS value of the fundamental compo-
nent of the voltage waveform, Vrms is the RMS value of the voltage waveform.
The harmonic spectra for the phase voltage and the phase current are shown
in Fig. 4.13. The horizontal axis represents the harmonic order, and the ver-
tical axis represents the harmonic factor. This figure shows the spectrum up
to the 105th harmonic order. For the voltage spectrum, the highest value is
10% of the fundamental voltage. The highest orders are appeared around the
order number 96 (corresponds to the desired switching frequency 4.8 kHz),
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Fig. 4.13: Harmonic spectra for (a) Phase voltage, (b) Phase current
and this agrees to the harmonic principle in [147,148]. The corresponding cur-
rent harmonic is 0.5% of the fundamental current value. The THD factors for
the voltage and the current waveforms, by considering 105 harmonic orders,
equal 15.38% and 0.82% respectively. The power loss calculation for the three-
level T-type converter at a wide range of switching frequency, and at full load
operation, will be discussed in Section 4.4.
4.2. Application of a Dual Three-Level T-Type Converter in AC
Drives
This section discusses the operation of a dual three-level T-type converter
applied to an AC drive system. Fig. 4.14 shows a block diagram of the studied
AC drive system using a dual three-level T-type converter. The converter is
supplied by isolated DC power supplies and delivers AC power to a three-
phase OEWIM which is mechanically connected to a DC machine. The DC
machine is connected to a variable resistance in order to test the drive sys-
tem at different loading conditions. The converter semiconductor switches are
controlled by using a SVPWM technique. This modulation technique compu-
tation is performed similarly as for the three-level T-type converter. However
the block of the region identification is different as the five-level vector di-
agram includes more regions. A block diagram for the region identification
function for a five-level converter is shown in Fig. 4.15-4.17. The region bor-
ders are calculated by using (3.15).
By applying the SVPWM technique as described in Chapter 3, the simu-
lation results for a dual three-level T-type converter, controlled by a SVPWM
technique at a switching frequency 4.8 kHz, are discussed in the sequel. The
driving pulses, the voltage across the semiconductor switch (drain to source
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voltage), the switch current and the antiparallel diode current waveforms for
semiconductor switches Q1U - Q4U are shown in Fig. 4.18 - Fig. 4.21 respec-
tively. The corresponding results for converter-2 are shown in Fig. 4.22 - Fig.
4.25. These figures show that:
• Different voltage levels across the semiconductor switches are noticed. The
maximum voltage across Q1U, Q3U, Q1U′ and Q3U′ equals
1/2 Vdc, while the
maximum voltage across Q2U, Q4U, Q2U′ and Q4U′ equals
1/4Vdc.
• The driving pulses for the semiconductor switches Q2U, Q4U, Q2U′ andQ4U′
reflect the proposed switching strategy discussed in Section 3.2.1.
When comparing the voltage across the semiconductors of a single T-type
converter in this topology to the corresponding semiconductor switches of
a three-level T-type topology (Section 4.1), it is observed that the voltage
stress across the semiconductors of the dual three-level T-type topology is 50%
lower.
Fig. 4.26-a shows the machine phase voltage for two electrical periods.
The number of voltage levels is 17 as described by (3.13). The machine phase
current is shown in Fig. 4.26-b. The current appears harmonic free as the
impedance effect damps the higher harmonic content. The line to line voltage
for each T-type converter is shown in Fig. 4.27. These voltages have a fixed
value for thee time intervals Tx. Each Tx corresponds to 60 degrees of the elec-
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Fig. 4.18: Semiconductor switch Q1U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.19: Semiconductor switch Q2U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.20: Semiconductor switch Q3U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.21: Semiconductor switch Q4U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.22: Semiconductor switch Q1U′ (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.23: Semiconductor switch Q2U′ (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.24: Semiconductor switch Q3U′ (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.25: Semiconductor switch Q4U′ (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
trical period. This is a result of the criterion of the switching pattern design
for the dual three-level T-type topology which is described in Section 3.3.3.
These voltages indicate that each three-level T-type converter has a reduced
switching stress for 3Tx which corresponds to half of the electrical period. The
machine and the load torques at the full load condition are presented in Fig.
4.28. Themachine speed is shown in Fig. 4.29. The torque speed characteristics
of the full load operation is shown in Fig. 4.30.
4.2.1 Harmonic Analysis Study of The Dual Three-Level T-Type Con-
verter Output Waveforms
This section discusses the harmonic analysis of a dual three-level T-type
converter generated voltage and current waveforms. The harmonic spectra
for the phase voltage and the phase current are shown in Fig. 4.31. The hori-
zontal axis represents the harmonic order, and the vertical axis represents the
harmonic factor. For the voltage spectrum, the highest value is 3.79% of the
fundamental voltage and occurs around the order number 96 (corresponds
to the desired switching frequency 4.8 kHz). The corresponding current har-
monic is 0.21% of the fundamental current value. The THD factors for voltage
and current, equal 6.25% and 0.354% respectively.
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Fig. 4.26: Dual three-level T-type converter (a) phase voltage and (b) phase current.
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Fig. 4.29: Machine speed for an IM supplied by a dual three-level T-type converter
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Fig. 4.30: Machine and load torque-speed characteristics for a dual three-level T-type con-
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Fig. 4.31: Spectra analysis for (a) Phase voltage, (b) Phase current
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4.3. Application of a Five-Level T-Type Converter in AC Drives
This section discusses the operation of a five-level T-type converter ap-
plied to an AC drive system. Fig. 4.32 shows a block diagram of the studied
AC drive system using a five-level T-type converter. The converter is supplied
by a DC supply and delivers AC power to a three-phase IM which is mechan-
ically connected to a DC machine. The DC machine is connected to a vari-
able resistance in order to test the drive system at different loading conditions.
The converter semiconductor switches are controlled by using a SVPWM tech-
nique.
By applying the SVPWM technique as described in Chapter 3, the simu-
lation results for a five-level T-type converter, controlled by a SVPWM tech-
nique at a switching frequency 4.8 kHz, are discussed in the sequel of this
paragraph. The driving pulses, the voltage across the semiconductor switch
(drain to source voltage), the switch current and the antiparallel diode current
waveforms for semiconductor switches Q1U - Q8U are shown in Fig. 4.33 - Fig.
4.40 respectively. These figures show that:
• Different voltage levels across the semiconductor switches are noticed. The
maximum voltage across Q1U, Q2U, Q6U and Q7U equals 1/4 Vdc, the maxi-
mum voltage across Q3U andQ5U equals 3/4Vdc, and the maximum voltage
across Q4U and Q8U equals
1/2Vdc.
• The driving pulses for the semiconductor switches Q4U and Q8U reflect the
switching strategy which is discussed in Section 3.4.1.
Fig. 4.41-a shows the phase voltage for two electrical periods. The number of
voltage levels is 17 as described by (3.20). The phase current is shown in Fig.
4.41-b. The machine torque and the load torque at the full load condition are
presented in Fig. 4.42. The machine speed is shown in Fig. 4.43. The torque
speed characteristics of the full load condition is shown in Fig. 4.44.
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Fig. 4.32: Block-diagram for the five-level T-type converter included in an AC drive system
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Fig. 4.33: Semiconductor switch Q1U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
t
1
0
10
0
-10
10
0
-10
0
g
i
 [
A
]
i
 [
A
]
v
 [
V
]
t
t
t
riving pulses
ent
age
Fig. 4.34: Semiconductor switch Q2U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.35: Semiconductor switch Q3U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.36: Semiconductor switch Q4U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.37: Semiconductor switch Q5U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.38: Semiconductor switch Q6U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.39: Semiconductor switch Q7U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
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Fig. 4.40: Semiconductor switch Q8U (a) driving pulses, (b) switch current, (c) antiparallel
diode current, and (d) drain-source voltage
4.3 Application of a Five-Level T-Type Converter 85
200
0
200
v
[V
]
20
0
20
i
[A
]
0 0.00 0.01 0.01 0.02 0.02 0.0 0.0 0.04
0 0.00 0.01 0.01 0.02 0.02 0.0 0.0 0.04
t
t
Fig. 4.41: (a) Machine phase voltage and (b) phase current for a five-level T-type converter
supply
40
20
0
-20
T
T
e8e9:
T
8l;<
t [s]
Fig. 4.42: Machine torque compared to load torque for an IM supplied by a five-level T-type
converter
0 0. 1 1.
0
00
1000
1 00
r
[
P
M
]
t [s]
n
Fig. 4.43: Machine speed for an IM supplied by a five-level T-type converter
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4.3.1 Harmonic Analysis Study for a Five-Level T-Type Converter Out-
put Waveforms
The harmonic spectra for the phase voltage and the phase current are
shown in Fig. 4.45. The horizontal axis represents the harmonic order, and
the vertical axis represents the harmonic factor. For the voltage spectrum, the
highest value is 3.79% of the fundamental voltage and occurs around the or-
der number 96 (corresponds to the desired switching frequency 4.8 kHz ). The
corresponding current harmonic is 0.196% of the fundamental current value.
The THD factors for the voltage and the current waveforms, equal 6.25% and
0.354% respectively.
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Fig. 4.45: Harmonic spectra analysis for (a) Phase voltage, (b) Phase current of a five-level
T-type converter.
4.4 Power Loss Calculations 87
4.4. Power Loss Calculations
In this chapter, the converter loss calculation is performed for a metal-
oxide field-effect transistor (MOSFET) IXKR 40N60C (parameters are given
in Appendix B). The semiconductor losses are often classified in switching
loss and conduction loss. The switching loss depends on the number of on-off
transitions during an electrical period. In a two-level converter, the number of
on-off transitions equals twice of the switching frequency of the PWM tech-
nique. In multilevel converters, each semiconductor has a different number of
on-off transitions. Here, the power loss is calculated for multilevel converters
by summing the loss of the converter semiconductor switches as performed
in [29, 108]. In [149], the switching loss is calculated in a simple way. The en-
ergy loss curve is assumed to vary linearly with the drain current. Here, the
switching loss calculation is based on the same assumption as the energy loss
curves of the used MOSFET are almost linear as clarified in datasheet. The
switching loss is calculated based on the following strategy:
• Obtain the semiconductor switch parameters from the datasheet. These pa-
rameters are:
– For the MOSFET: Vds is the drain to source voltage, Ron is the MOSFET
equivalent resistance during on state, Eon and Eoff are the turn on and
turn off energy losses which are given in the datasheet at a reference
voltage Vref and a reference current Iref.
– For the diode: Qrr is the reverse recovery charge, Rd–on is the equivalent
diode resistance during on state, and Vd–on is the diode turn on voltage.
• From simulation, determine the number of turn on and the number turn
off times per electrical period.
• From simulation, determine the turn on and the turn off current values for
each switch.
The MOSFET switching loss can then be calculated by:
Psw–on =
VdsEon.f
Vref.Iref
Ks
∑
k=1
Ion–k
Psw–off =
VdsEoff.f
Vref.Iref
Ks
∑
k=1
Ioff–k
Psw = Psw–on + Psw–off
(4.2)
where Psw–on is the turn on switching loss, Psw–off is the turn off switching
loss, Psw is the total switching losses, Ks is the number of pulses per electrical
period, f is the frequency of the electrical period (which is 50 Hz in this study),
Ion is the turn on current and Ioff is the turn off current. An example to describe
the meaning of the summation in relations (4.2) for a switch current is shown
in Fig. 4.46. This figure shows a current has ks pulses. At k=1, Ion–1 is used to
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Fig. 4.46: Example for a switch current to clarify the meaning of Ion and Ioff
calculate the turn on loss, and Ioff–1 is used to calculate the turn off loss. The
total switching losses can be described by the summation of the loss of the
different pulses (k=1:ks). The diode switching loss can be calculated as follows
[150]:
Pd.sw–on =
1
4
Qrr.VDrr.fds (4.3)
where fds is the number of the diode turn on times per second, and VDrr is the
voltage across the diode during reverse recovery, which can be approximated
with the voltage across the diode during off-state. The diode turn off loss is
neglected as it is very small compared to the turn on switching loss [150].
The MOSFET and the diode conduction losses can be calculated by [150]:
Pcond = I
2Ron,
Pd–cond = I
2
dRd–on + I
av
d Vd–on
(4.4)
where Pcond is the MOSFET conduction loss, I is the RMS value of the drain
current, Pd–cond is the diode conduction loss, Id is the RMS value of the diode
current and Iavd is the mean value of the diode current. The current RMS and
mean values are calculated during one electrical period which is 20 ms in
this study. The power loss is calculated for the following converters: NPC,
three-level T-type, five-level DCC, five-level T-type and dual three-level T-
type topologies. Fig. 4.47 - 4.51 show the power loss of the studied converters.
These figures show the converter loss of the different topologies while oper-
ating an IM at different loading conditions (i.e. from no-load to full-load) and
at a switching frequency range 1-40 kHz. The study is performed at different
switching frequency values and at different loading conditions to show their
effects on the converter loss.
The losses of the aforementioned converter topologies at full load opera-
tion of the studied IM and at a switching frequency range 1-40 kHz are repre-
sented in Fig. 4.52. It is observed that the three-level T-type shows the smallest
converter loss of the studied topologies. The proposed converter topologies
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(five-level T-type and the dual three-level T-type) have lower losses compared
to the conventional five-level DCC. For instance, at a switching frequency 4.8
kHz, the losses of the T-type, the NPC, the five-level T-type, the dual T-type,
and the five-level DCC converters are 18.17, 23.03, 28.24, 32.26, and 49.18 W
respectively. As a result, the dual three-level T-type loss is 34.4% lower com-
pared to the five-level DCC. Also, the five-level T-type converter loss is 42.57%
lower compared to the five-level DCC. Furthermore the three-level T-type loss
is 21.1% lower compared to the NPC converter.
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Fig. 4.47: Calculated power loss for a three-level T-type converter.
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Fig. 4.48: Calculated power loss for a three-level NPC converter.
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Fig. 4.49: Calculated power loss for a dual three-level T-type converter.
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Fig. 4.50: Calculated power loss for a five-level T-type converter.
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Fig. 4.51: Calculated power loss for a five-level DCC.
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Fig. 4.52: Power loss for the studied converter topologies at full load operation of an IM
4.5. Simulation Results Summary
This section summarizes the simulation results for the T-type converter
topologies compared to the NPC and five-level DCC topologies. A compari-
son between the simulation results of the different studied topologies at full
load operation and at a switching frequency of 4.8 kHz is given in Table 4.1.
Table 4.1: Comparison between the studied converter topologies based on the simulation
results.
Three- Three- Dual Five- Five-
According to level level three-level level level
T-type NPC T-type T-type DCC
No. of voltage levels
in phase voltage 9 9 17 17 17
Voltage stress on 0.5 0.25 0.25, 0.25,
semiconductors and 0.5 and 0.5 and 0.5 and
referred to Vdc 1 0.5 0.75 0.75
Converter loss [W] 18.17 23.05 32.26 28.24 49.18
Efficiency [%]1 99 98.8 98.33 98.54 97.47
Voltage THD [%] 2 15.38 15.38 6.25 6.25 6.25
Current THD [%] 2 0.82 0.82 0.37 0.354 0.37
1: Converter efficiency is calculated as a percentage of the IM rated power.
2: THD factor is calculated using harmonic orders up to 105.
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4.6. Summary
This chapter studies the five-level T-type multilevel converter topologies
applied to an AC drive system. These topologies are compared to the three-
level T-type and NPC converters as well as the DCC five-level converter. The
SVPWM technique is used to control the converter topologies. The topologies
are modelled using Matlab®/Simulink®. The voltage stress on the semicon-
ductor switches is described. A discussion for the simulation results is pre-
sented. The topologies are evaluated based on a harmonic analysis study and
a power loss calculation study. The power loss study reflects that the five-
level T-type and the dual T-type losses are 42.57% and 34.4% lower compared
to the five-level DCC. It is remarked also that the three-level T-type converter
loss is 21.1% lower compared to the NPC converter. However, the harmonic
analysis study reflects that the three-level T-type converter generates a higher
harmonic content and a higher THD factor for the output waveforms com-
pared to the five-level topologies. In addition, it is expected that the higher
harmonic content affects the machine loss. The impact of the harmonic con-
tent on the iron loss of the magnetic core of an AC machine will be described
in Chapter 6. In the next chapter, the experimental test setup as well as the
experimental results of the dual three-level T-type converter topology applied
to an AC drive system are discussed.
CHAPTER5
T-Type Converters: Harmonic
Spectra And Loss
Measurements
5.1. Introduction
This chapter describes the hardware implementation of a T-type three-
level converter and a dual three-level T-type converter. The implemented con-
verters are tested while supplying an AC machine in order to show the per-
formance of the proposed converters. An FPGA digital controller is used to
deliver the appropriate pulses to the converter semiconductors. This experi-
mental work is focused on evaluating the performance of the different con-
verter topologies described previously by means of harmonic analysis and
converter loss measurement at different ratings and at different switching fre-
quency values. The converter measured loss and the harmonic spectra of the
measured voltages and currents are recorded and then compared to the corre-
sponding simulation results to validate the theoretical study given before. The
given experimental results in this chapter are mean values obtained from sev-
eral experiments. Finally, a summary of the experimental results is presented.
5.2. Test Setup for a Dual Three-Level T-Type Converter AC Drive
A block diagram of the test setup is shown in Fig. 5.1. The proposed sys-
tem includes a dual three-level T-type converter supplying an OEWIM. This
machine is connectedmechanically to a DCmachine in order to study the con-
verter topologies at different loading conditions. The converter is supplied by
two isolated DC power supplies to prevent a zero-sequence current flowing
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Fig. 5.1: Block diagram of a dual three-level T-type converter including anAC drive system
through the OEWIM. Each DC power supply is implemented in two different
ways as follows:
• Two series DC capacitors supplied from a DC power supply as shown in
Fig. 5.2-a. This configuration requires a capacitor balancing algorithm.
• Two series DC capacitors each is supplied by an independent rectifier.
These rectifiers are supplied from two isolated transformers as shown in
Fig. 5.2-b.
The latter one is considered to emulate applications with separated DC
sources like PV or FC modules. The proposed system is controlled by a
VIRTEX-II PRO FPGA digital controller. This controller receives voltage and
current signals in order to calculate the input and the output power of the
converter as will be described in this chapter and in addition to balance the
capacitor voltages as will be described in Chapter 6. In order to transfer the
measured signals to the FPGA, an analogue to digital conversion is performed,
followed by an isolation stage. In addition, the FPGA is used to generate the
appropriate switching pulses to the semiconductor switches with the help of
the switch driving circuits. The following subsections describe the test setup
in more details.
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Fig. 5.2: One implemented DC link using (a) two cascaded capacitors connected to a DC
source, (b) an isolated transformer, two rectifiers, and two DC capacitors.
5.2.1 Thee-Level T-Type Converter Power Circuit
Each phase within the three-level T-type converter power circuit consists
of four semiconductor switches with antiparallel diodes. In the test setup, each
phase of the converter is implemented on a separate printed circuit board
(PCB) in order to reduce the electromagnetic interference (EMI). An IXKR
40N60C MOSFET is used as the semiconductor switch for the T-type con-
verter. This MOSFET has the advantages of a low drain to source resistance
and a low turn-on as well as a turn-off delay. The parameters of this switch
and the PCB layout are summarised in Appendix B.
5.2.2 Driver Circuit
The driver circuit aims to transmit low voltage pulses from a digital con-
troller to the semiconductor switches with a proper voltage level and a certain
dead time. In this test setup, the driving circuit consists of two stages:
• A dead time stage to prevent simultaneous conduction of the series semi-
conductor switches and short-circuiting the DC supply,
• An isolation stage to amplify the pulses to the desired gate voltage level
and to isolate between the power and control circuits.
A brief description about the driver circuit and its schematic layout is given
in Appendix B.
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5.2.3 Measurements
To compute the losses of the converter topologies, it is important to mea-
sure the input and output power. For this, the input and output voltages
and currents of the converter are measured. Differential voltage units are de-
signed and implemented tomeasure the voltage signals. Furthermore, the cur-
rent signals are measured by using LEM module hall-effect transducers. The
power calculation is performed by transmitting the measured signals to the
FPGA. This FPGA has a high resolution facility to monitor the measured sig-
nals by transmitting data to a personal computer (PC). This facility is called
Chipscope. Here, the Chipscope is used to transmit the measured signals to
a PC at a high sampling rate 333.35 ks/s (333,350 sample per second). The
design and the layout of the measurement circuits are described briefly in Ap-
pendix B. The DC side voltages and currents are measured to calculate the
converter input power, while the AC side voltages and currents are measured
to calculate the output AC power. The converter loss is obtained as the differ-
ence between the converter input and output power.
5.2.4 Programming The SVPWM Using an FPGA.
The SVPWM technique is programmed within an FPGA by storing the
switching patterns in LUTs. The software is designed to minimise the use of
the resources of the FPGA using the technique described in [151]. The volt-
ages and currents analogue values are converted to digital values by using
analogue to digital (12 bits PMOD1 ADC) modules which are interfaced to
the FPGA.
The FPGA controller is preferred here as the required I/O-pins for PWM
include 24 channels (three-phase, two converters, four switches for each
phase), while most of the digital signal processors (DSPs) designed for mo-
tor control have a lower number of I/O-pins assigned to PWM channels and
digital I/O channels. Moreover, the FPGA has the advantage of performing
parallel computations and sharing resources which results in a high number
of mathematical and logical operations each clock cycle. In the following sec-
tion, a summary for the experimental results of the T-type three-level and the
dual three-level T-type converter topologies is discussed.
5.3. Operation of a Three-Level T-Type Converter Driving an IM.
In this section, the experimental results for a three-level T-type converter
supplying a star connected IM are discussed. The converter is tested at two
different loading conditions, i.e. IM no-load test and IM full-load test. These
tests are performed at switching frequencies 2.5 kHz, 5 kHz and 10 kHz. Fig.
5.3 shows the measured voltage and current for a single-phase of the IM at
no-load condition. The corresponding simulation results for the phase voltage
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and current are shown in Fig. 5.4. Themeasured and the simulated phase volt-
age and current of the IM at full-load condition are shown in Fig. 5.5 and in
Fig. 5.6 respectively. These figures show that the current ripple decreaseswhen
the switching frequency increases. This reflects that the harmonic content de-
creases by increasing the switching frequency. A harmonic analysis is per-
formed on the full-loadmeasured voltages and currents. The harmonic spectra
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Fig. 5.3: Measured voltage and current of a three-level T-type converter supplying an IM
at no-load and at different switching frequencies.
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Fig. 5.4: Simulated voltage and current of a three-level T-type converter supplying an IM
at no-load and at different switching frequencies.
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Fig. 5.5: Measured voltage and current for a single-phase of a three-level T-type converter
supplying an IM at full-load and at different switching frequencies.
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Fig. 5.6: Simulated voltage and current for a single-phase of a three-level T-type converter
supplying an IM at full-load and at different switching frequencies.
at different switching frequencies are shown in Fig. 5.7, Fig. 5.9 and Fig. 5.11
respectively. The corresponding spectra of the simulated voltages and currents
are shown in Fig. 5.8, Fig. 5.10 and Fig. 5.12 respectively. Each harmonic anal-
ysis is performed using Fourier series considering 2000 harmonic orders. Ac-
cording to the harmonic spectra introduced in [147, 148], relatively high am-
plitudes appear at ω ± 2ωm, ω ± 4ωm, 2ω ± 2ωm and 2ω ± 4ωm; where ω is
the switching frequency and ωm is the fundamental frequency. A similar trend
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is observed here in this study. In Fig. 5.7 and Fig. 5.8, the voltage harmonic or-
ders around the order number 50 (corresponds to ω=2.5 kHz) have relatively
high amplitudes (maximum amplitude is 10%) compared to the fundamental.
The corresponding current harmonic amplitude is 1.7% of the fundamental
current value. For the harmonic orders greater than or equal 2ω, the current
harmonic contents are damped more due to the machine impedance. A simi-
lar remark is observed for the harmonic spectra at ω=5 kHz and ω=10 kHz in
Fig. 5.9-Fig. 5.12.
An additional harmonic evaluation is the THD. A summary of the THD
for the measured as well as the simulated voltages and currents at different
switching frequencies is given in Table 5.1. The results clarify that the THD
factors for the measured signals are well matched to the simulation results
and with an acceptable error. This error results from the semiconductor turn-
on and turn-off delay which make a distortion on the switching pulses and
hence affecting on the output voltage waveforms.
The converter losses at different loading conditions and at different switch-
ing frequencies are compared to the corresponding simulation results and
given in Table 5.2. A difference between the simulated and measured losses
can be observed. This can be a result of the parameters identification of the
MOSFET as well as the approximation used during the power loss calculation
as discussed in Chapter 4.
Table 5.1: Three-level T-type voltage and current THD at different switching frequencies.
Switching frequency [kHz] 2.5 5 10
Measured voltage THD [%] 21.32 18.71 15.52
Simulated voltage THD [%] 19.91 17.92 14.76
Error 1 0.066 0.042 0.049
Measured current THD [%] 1.42 0.93 0.81
Simulated current THD [%] 1.25 0.81 0.75
Error 0.11 0.12 0.07
1: The error is calculated as value the difference between the measured and
the calculated values with respect to the measured value.
Table 5.2: T-type converter measured and calculated losses at different switching frequen-
cies and different loading conditions.
Switching frequency [kHz] 2.5 5 10
Measured loss at no-load condition of an IM [W] 11.8 17.2 20.2
Simulated loss at no-load condition of an IM [W] 9.63 10.68 14.16
Error 0.18 0.40 0.07
Measured loss at full-load condition of an IM [W] 18.6 20.2 25.4
Simulated loss at full-load condition of an IM [W] 17.5 18.2 19
Error 0.059 0.09 0.25
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Fig. 5.7: Harmonic analysis of the measured voltage and current at a 2.5 kHz switching
frequency.
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Fig. 5.8: Harmonic analysis of the simulated voltage and current at a 2.5 kHz switching
frequency.
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Fig. 5.9: Harmonic analysis for the measured voltage and current at a 5 kHz switching
frequency.
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Fig. 5.10: Harmonic analysis of the simulated voltage and current at a 5 kHz switching
frequency.
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(a) Measured voltage harmonic spectrum at 10 kHz
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Fig. 5.11: Harmonic analysis of the measured voltage and current at a 10 kHz switching
frequency.
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Fig. 5.12: Harmonic analysis of the simulated voltage and current at a 10 kHz switching
frequency.
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5.4. Operation of a Dual Three-Level T-Type Converter Driving an
OEWIM.
This section discusses the experimental results for a dual three-level T-
type converter which is considered as a five-level converter. This converter
is tested while supplying an OEWIM working at no-load and full-load con-
ditions. These tests are carried out at switching frequencies of 2.5 kHz, 5 kHz
and 10 kHz. The following results are obtained while using the DC link config-
uration shown in Fig. 5.2-b. The no-load operation is performed by supplying
the IM and leaving the DC machine at no-load. For the full-load operation,
the DC machine is loaded by a variable resistance and the DC field voltage is
adjusted to operate the IM at full-load condition.
Fig. 5.13 shows the measured voltages and currents at different switching
frequencies and at the no-load condition of the IM. The corresponding simu-
lation results for the phase voltage and current are shown in Fig. 5.14.
At the full-load operation, the measured voltage and currents are shown in
Fig. 5.15. The corresponding simulated phase voltages and currents are shown
in Fig. 5.16. These figures show that the current ripple decreases by increas-
ing the switching frequency. This is a result of the lower harmonic content in
the current waveforms at the higher frequencies. The measured line to line
voltages for each three-level T-type converter and at different switching fre-
quencies are shown in Fig. 5.17. The corresponding simulation voltages are
shown in Fig. 5.18. Both measured and simulation voltages show that each
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Fig. 5.13: Measured voltage and current of a dual three-level T-type converter supplying
an OEWIM at no-load and at different switching frequencies.
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Fig. 5.14: Simulated voltage and current of a dual three-level T-type converter supplying
an OEWIM at no-load and at different switching frequencies.
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Fig. 5.15: Measured voltage and current of a dual three-level T-type converter supplying
an OEWIM at full-load and at different switching frequencies.
104 HARMONIC SPECTRA AND LOSS MEASUREMENTS
-200
0
200
-200
0
200
-200
0
200
v [V] 20i [A]
0 0.00 0.01 0.01 0.02t [s]
0 0.00 0.01 0.01 0.02t [s]
0 0.00 0.01 0.01 0.02t [s]
imulated phase voltage and current at 2.5 kHz
(b) Simulated phase voltage and current at 5 kHz
(c) Simulated phase voltage and current at 10 kHz
Fig. 5.16: Simulated voltage and current of a dual three-level T-type converter supplying
an OEWIM at full-load and at different switching frequencies.
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Fig. 5.17: T-type converters measured line to line voltage at different switching frequencies.
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Fig. 5.18: T-type converters simulated line to line voltage at different switching frequencies.
converter has a fixed switching state for a period 3Tx which corresponds to
half the electrical period of the generated voltage.
A harmonic analysis is performed measured and simulated voltages and
currents at full-load. The harmonic spectra at 2.5 kHz, 5 kHz and 10 kHz
switching frequencies are shown in Fig. 5.19 - Fig. 5.24, for both measured and
simulated waveforms. Each harmonic analysis is performed using Fourier se-
ries considering 2000 harmonic orders.
The analysis shows that relatively high amplitudes appear at ω± 2ωm, ω±
4ωm, 2ω± 2ωm and 2ω± 4ωm as observed for the three-level T-type converter
supply. In Fig. 5.19 and Fig. 5.20, the voltage harmonic orders around the or-
der number 50 (corresponding to ω=2.5 kHz) have relatively high amplitudes
(maximum amplitude is 5%) compared to the fundamental voltage value. The
corresponding current harmonic amplitude is 0.9% of the fundamental cur-
rent value. For the harmonic orders greater than or equal 2ω, the current har-
monic contents are damped more due to the machine impedance. A similar
remark is observed for the harmonic spectra at ω=5 kHz and ω=10 kHz in
Fig. 5.21-Fig. 5.24. A summary for the THD factors at the different switching
frequencies is listed in Table 5.3. The results clarify that the THD factors for
the measured signals are well matched to the simulation results and with an
acceptable error. As has been discussed previously, this error results from the
semiconductor turn-on and turn-off delay.
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(a) Measured voltage harmonic spectrum at 2.5 kHz
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Fig. 5.19: Dual T-type converter harmonic analysis for the measured voltage and current at
2.5 kHz switching frequency (a) phase voltage spectrum, (b) full-load phase current spec-
trum
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(a) Simulated voltage harmonic spectrum at 2.5 kHz
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Fig. 5.20: Dual T-type converter harmonic analysis for the simulated voltage and current at
2.5 kHz switching frequency (a) phase voltage spectrum, (b) full-load phase current spec-
trum
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(a) Measured voltage harmonic spectrum at 5 kHz
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Fig. 5.21: Dual T-type converter harmonic analysis for the measured voltage and current at
5 kHz switching frequency (a) phase voltage spectrum, (b) full-load phase current spectrum
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(a) Simulated voltage harmonic spectrum at 5 kHz
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Fig. 5.22: Dual T-type converter harmonic analysis for the simulated voltage and current at
5 kHz switching frequency (a) phase voltage spectrum, (b) full-loadphase current spectrum
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(a) Measured voltage harmonic spectrum at 10 kHz
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Fig. 5.23: Dual T-type converter harmonic analysis for the measured voltage and current
at 10 kHz switching frequency (a) phase voltage spectrum, (b) full-load phase current spec-
trum
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(a) Simulated voltage harmonic spectrum at 10 kHz
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Fig. 5.24: Dual T-type converter harmonic analysis for the simulated voltage and current
at 10 kHz switching frequency (a) phase voltage spectrum, (b) full-load phase current spec-
trum
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The dual three-level T-type converter losses at different loading conditions
and at different switching frequencies are compared to the corresponding sim-
ulation results and given in Table 5.4. A difference between the simulated and
measured losses can be observed which can be a result of the approximation
used during the power loss calculation.
Table 5.3: Dual T-type voltage and current THD factors at different switching frequencies.
Switching frequency [kHz] 2.5 5 10
Measured voltage THD [%] 12.12 10.21 8.61
Simulated voltage THD [%] 10.82 8.13 7.54
Error 0.1 0.20 0.12
Measured current THD [%] 0.94 0.45 0.35
Simulated current THD [%] 0.75 0.36 0.25
Error 0.2 0.2 0.28
Table 5.4: Dual T-type converter measured and calculated losses at different loading con-
ditions and at different switching frequencies.
Switching frequency [kHz] 2.5 5 10
Measured loss at no-load condition of an IM [W] 21 25.8 33.6
Simulated loss at no-load condition of an IM [W] 20.42 23 28.19
Error 0.02 0.1 0.16
Measured loss at full-load condition of an IM [W] 32 34.4 37.4
Simulated loss at full-load condition of an IM [W] 31.15 32.3 33.3
Error 0.02 0.06 0.1
5.5. Results Summary.
This chapter discusses the experimental test setup for a three-level T-type
converter as well as for a dual three-level T-type converter supplying an IM.
This machine is connected mechanically to a DCmachine in order to study the
converter topologies at different loading conditions. The two converters are
tested and analysed at two different loading conditions i.e. no-load and full-
load conditions of an IM. The harmonic content of the generated waveforms
and the power loss analyses of the two converters are carried out at different
switching frequency values. The converters input and output waveforms are
measured and transmitted to a personal computer through an FPGA interface
at a sufficient sampling rate to obtain accurate powermeasurements. Themea-
sured results agree well with the simulated results with an acceptable error in
the harmonic and in the power loss. The same trend can be observed in the
measured and simulated waveforms for both HF and THD factors. Fig. 5.25
summarises the THD factors for the measured voltages and currents at the dif-
ferent switching frequencies studied. A slight decrease is observed in the volt-
age THD values for both three-level and five-level topologies with increasing
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the switching frequency. The five-level topology approximately reduces the
voltage THD by 45% compared to the three-level topology. The current THD
is approximately reduced by 40% compared to the three-level converter.
The power losses of the T-type topologies at different loading conditions
and at different switching frequencies are summarised in Fig. 5.26. This chap-
ter focuses on the converter evaluation. In Chapter 6, the converters will be
studied while supplying a 150 kVA synchronous machine to validate the
topology with a higher rating drive system. Moreover, the effect of the har-
monic content of the generated waveforms on the machine loss will be stud-
ied and discussed.
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Fig. 5.25: A summary for the THD factors for the measured voltages and current for three-
level and five-level studied converters.
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CHAPTER6
Five-Level T-type Converters:
Applications, Problems and
Solutions
6.1. Introduction
Although multilevel converters are preferred thanks to low harmonic con-
tents and supporting high power and voltage levels, the DC link capacitor
balancing of these converters is considered one of the main drawbacks. This
problem can be solved in two different ways 1) by adding an auxiliary circuit
as introduced in [152], or 2) by using PWM techniques to balance the capac-
itor voltages as discussed in [153–158]. The first way adds hardware to the
converter circuit to balance the DC link capacitor voltages. In [152], three dif-
ferent auxiliary circuits are introduced to balance the DC link capacitors of a
modular diode clampedmultilevel converter. These three circuits are based on
adding an auxiliary transformer supplied from an additional passive inverter.
The first study in this chapter aims to discuss a capacitor balancing technique
for the dual three-level T-type topology based on SVPWM redundant switch-
ing states.
Additionally, the T-type converter topologies that have been discussed in
the previous chapters were supplying a 2 HP IM. A second study in this chap-
ter will be discussed in which the T-type converters supply a medium rating
synchronous machine (150 kVA). The aim of this study is to evaluate the five-
level T-type converter topologies and compare these topologies to the three-
level converters (T-type and NPC) as well as the conventional five-level DCC.
These drive systems are evaluated by means of power losses for both the con-
verter and the connected machine. A numerical analysis of the machine core-
loss is given. Finally, a section is included in this chapter discussing the effect
of the common-mode voltage (CMV) on AC drive system losses. A compar-
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ison between a drive system with and without CMV is presented to shows
how the CMV affects the overall drive loss. Finally, a summary of the three
studies is presented.
6.2. Capacitor Balancing of a Dual Three-Level T-Type Converter
Topology
In this section, the capacitor voltage imbalance and a solution for this prob-
lem are discussed. The problem comes from the fluctuation of the DC link
midpoints (O and O’ in Fig. 3.11). This fluctuation is a result of the non-
uniform switching across the series connected capacitors which makes one
capacitor carry a load current for larger intervals compared to the other series
connected capacitor. The charging and discharging of the series connected ca-
pacitors for similar intervals and currents can keep these capacitors balanced.
Actually, the charging and discharging intervals depend on the switching pat-
tern and the desired space-vector. For that, the switching patterns have to be
designed in a way to keep these capacitors balanced.
6.2.1 DC Link Capacitor Unbalance Reason
An example for the capacitor unbalance is as follows. For the switching
pattern discussed in Section 3.3.3, vectors C1 and C2 (Fig. 3.13) can be ob-
tained by the different switching states given in Table 3.7. The meaning of
these switching states is discussed previously in Chapter 3. By selecting the
state (10-9) to obtain vector C1 followed by the state (10-6) to obtain vector
C2, the upper capacitor of converter-1 DC link is charging during the intervals
of the two switching states. This results in discharging the lower capacitor as
shown in 6.1-a. If the switching state (23-6) is selected instead of (10-6) to ob-
tain the vector C2, the upper capacitor will discharge and the lower capacitor
will charge as shown in Fig. 6.1-b. This example shows how the switching
state selection affects the capacitor voltage.
C1 C2
Vdes
Vector
Vdes
vc1 t
vc2 t t
t
C1 C2
Vdes
Vector
Vdes
vc1 t
vc2 t t
t
Fig. 6.1: Effect of the switching state selection on the capacitor charging for (a) unbalanced
case and (b) balanced case.
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6.2.2 Different Effects of the Switching States on the DC Link
Capacitors
To realise capacitor balancing, the converter switching states (729 switch-
ing states) are analysed to show their effects on the capacitor voltages. As-
sume the voltage imbalance is ∆Vc = Vc1 – Vc2 for converter-1 and is ∆V’c =
V’c1 – V’c2 for converter-2. According to the imbalance value, the switching
state effects can be classified as follows:
• Major effect group, in which ∆Vc or ∆V’c tends to 1/2Vdc.
• Minor effect group, in which ∆Vc or ∆V’c tends to 1/4Vdc.
• No effect group, in which ∆Vc or ∆V’c tends to zero.
The following is an example illustrating the different aforementioned effects
based on circuit diagrams that describe the DC link capacitors connection to a
three-phase load. The symmetrical connection of the midpoints of the two DC
links to the three-phase load keeps the capacitors in a balanced state. Fig. 6.2-a,
b and c show some balanced states where the current flow from the midpoints
of the two DC links to the connected load is absent. Another balanced state is
shown in Fig. 6.1-d where the two DC links are in a symmetrical connection
with the three-phase load. In Fig. 6.2-e-i, the unsymmetrical connection of the
two DC links to the three-phase load causes capacitor voltage imbalance. A
summary for the 729 switching states effect is given in Table 6.1. This table
shows that the vectors A, B, C and D have states that can be classified as hav-
ing major effects on the imbalance. These major states can be used to change
the capacitor statue from charging to discharging or visa versa.
6.2.3 Proposed Switching States Redundancy Algorithm
The strategy for the redundant switching state selection is shown in Fig. 6.3
and summarised as follows. The capacitor balancing procedure is based on a
comparison between the voltage imbalance ∆Vc, ∆V’c and an acceptable im-
balance band (-∆V:∆V). This comparison results in 9 different possible cases as
listed in Table 6.2. After determining the imbalance case, the algorithm selects
proper redundant switching states to balance the DC link capacitors.
Table 6.1: Vectors and corresponding switching states classification
Vector O A’s B’s C’s D’s
No effect 45 - 132 - 24
Major effect - 216 84 156 24
Minor effect - - 48 - -
Table 6.2: The possible cases for the voltage imbalance of a dual three-level T-type con-
verter
Comparison ∆Vc ≥ ∆V ∆V ≥ ∆Vc ≥ - ∆V ∆Vc ≤ - ∆V
∆V’c ≥ ∆V Case-1 Case-2 Case-3
∆V ≥ ∆V’c ≥ - ∆V Case-4 Case-5 Case-6
∆V’c ≤ - ∆V Case-7 Case-8 Case-9
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Fig. 6.2: Converter power-circuit for different group-effect; no effect group cases are [a, b,
c, d], major effect group cases are [e, f, g] and minor effect group cases are [h, i].
6.2.4 Results and Discussion
The following paragraph describes the results of a dual three-level T-type
converter supplying an OEWIM and using the DC link configuration as given
in Fig. 5.2-a. To test the capacitor voltage balancing algorithm, it is assumed to
start the connected IM by a variable DC link voltage. This may not be the best
way to start the IM, but this test is carried out in order to show how the algo-
rithm can follow the desired reference voltage. Two variable DC sources are
used to supply the dual converter DC links. The desired voltage is assumed to
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Fig. 6.3: A flow chart for the capacitor balancing algorithm
have steps of 20%, 40%, 60%, 80% and 100% of the desired steady state volt-
age 1/4Vdc (which is 70 V in this study). In this study, two tests have been
performed, 1) without applying the capacitor balancing algorithm, 2) with ap-
plying the capacitor balancing algorithm. The aim of studying the unbalanced
case is to show the effect of the converter output at the unbalanced case study
on the machine performance (like transient period and torque capability).
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Unbalanced Case Study
First, a SVPWM is applied to the proposed converter without considering
the capacitor balancing algorithm to show the unbalance effect of the capacitor
voltages on the converter output and on the connected load. Fig. 6.4 shows the
capacitor voltages for the converter-1DC link, wherein the upper graph shows
the two capacitor voltages compared to the desired capacitor voltage, and the
lower graph shows the difference between these two capacitor voltages. This
figure shows that a high unbalance results. The corresponding voltages for the
converter-2 DC link are shown in Fig. 6.5. Fig. 6.6-a shows the output phase
voltage during the different voltage steps (20% - 100% of 1/4Vdc), while the
voltage at steady state is shown in Fig. 6.6-b. The voltage levels are distorted
as a result of the capacitor voltage unbalance. The correspondingmachine cur-
rent from the starting instant till the steady operation is shown in Fig. 6.7-a,
while the steady state current is shown in Fig. 6.7-b. The current looks dis-
torted as well as the phase voltage. The motor torque and speed for this case
study are shown in Fig. 6.8. The torque ripples are high as a result of the dis-
torted current.
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Fig. 6.4: Simulated results for converter-1 DC link capacitor voltages and imbalance voltage
in an unbalanced case
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Fig. 6.5: Simulated results for converter-2DC link capacitor voltages and imbalance voltage
in an unbalanced case
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Fig. 6.6: Simulated results for phase voltage in an unbalanced case
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Fig. 6.7: Simulated results for phase current in an unbalanced case
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Fig. 6.8: Simulated results for machine torque and speed in an unbalanced case
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Balanced Case Study
By applying the capacitor balancing algorithm to the dual three-level T-
type converter, the simulation results can be summarised as follows. The
phase voltage from the starting instant till the steady state is shown in Fig.
6.9-a, while the steady state voltage is shown in Fig. 6.9-b. The voltage lev-
els appeared as the normal case of a separate DC supply case study (config-
uration in Fig. 5.1). Fig. 6.10 shows the capacitor voltages for converter-1 DC
link, wherein the upper graph shows the two capacitor voltages and the lower
graph shows the difference between these two voltages. The figure clarifies
how the capacitor voltages are balanced. A small voltage difference between
the two series capacitors is shown in Fig. 6.10-b. The corresponding voltages
for converter-2 DC link are shown in Fig. 6.11. The corresponding machine
current from the starting instant till the steady state is shown in Fig. 6.12-a,
while the steady state current is shown in Fig. 6.12-b. The current looks rip-
ple free. The motor torque and speed for the balanced case study are shown in
Fig. 6.13. The steady state torque ripple is lower than the corresponding torque
ripple during the unbalanced case. This indicates that the current ripple here
is lower than in the unbalanced case. Comparing the two torque of balanced
and unbalanced, the unbalanced case reduces the machine maximum torque
and increases the transient time. This results from the distorted voltage at the
unbalanced case.
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Fig. 6.9: Simulated results for phase voltage in a balanced case
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Fig. 6.10: Simulated results for converter-1 DC link capacitor voltages and imbalance volt-
age in a balanced case
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Fig. 6.11: Simulated results for converter-2 DC link capacitor voltages and imbalance volt-
age in a balanced case
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Fig. 6.12: Simulated results for machine current in a balanced case.
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Fig. 6.13: Simulated results for machine torque and speed in a balanced case
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Harmonic Analysis
The impact of the capacitor balancing on the harmonic contents has been
studied. A summary for the THD values is listed in Table 6.3 for the balanced
and the unbalanced cases. Also, the THD values for the healthy case which
has been studied in Chapter 3 are listed in the same table for the sake of com-
parison.
Table 6.3: THD values for voltages and current.
Cases voltage THD [%] current THD [%]
Using capacitor balancing 6.6 0.53
Without capacitor balancing 11.3 4.45
Using isolated DC supply 6.25 0.37
Experimental Results
For the experiments of this study, the measured phase voltage and current
at this balanced case are shown in Fig. 6.14. The measurements indicate that
the capacitor voltage balancing algorithm is working properly and validate
the theoretical study. The capacitor voltages are measured by using differen-
tial voltage measuring units and the sampled values are transmitted to an
FPGA. The capacitor voltage balancing algorithm is implemented within this
FPGA. The measured voltage signals are sampled and transmitted to a PC
though an FPGA. The results at the steady state of the IM can be described
as follows. The capacitor voltages for converter-1 DC link are shown in Fig.
6.15-a, while the voltage difference ∆Vc is shown in Fig. 6.15-b. The corre-
sponding voltages for converter-2 DC link are shown in Fig. 6.16. These fig-
ures show that the capacitor voltages are following the reference voltage well.
A small difference between the two series capacitors is observed and is within
the band limit (–∆V : ∆V).
vUU' iU
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t
Fig. 6.14: Measured voltage and current at a balanced case
6.2 Capacitor Balancing 123
0 0.00 0.01 0.01 0.02
0
0
100
t [s]
v C
1
 v
C
2
[V
]
0 0.00 0.01 0.01 0.02
-10
-
0
10
t [s]
∆
V
C
[V
]
0.01 0.012
0
0
v
C1
v
C2
a
Fig. 6.15: Measurements of Converter-1 DC link capacitor voltages, and the voltage imbal-
ance ∆Vc
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Fig. 6.16: Measurements of Converter-2 DC link capacitor voltages, and the voltage imbal-
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6.3. Loss Evaluation for T-Type Topologies Drive System
This section studies power losses of the multilevel converter topologies,
which are described in Chapters 2-4, embedded in a complete AC drive sys-
tem. The aim of this study is to evaluate the performance of the five-level T-
type topologies drive systems compared to the three-level (T-type and NPC)
and to the five-level DCC topologies drive systems. The study here is per-
formed by using a 150 KVA synchronous machine which has the name-plate
data given in Appendix C. The machine loss calculation is also discussed in
this section. An experimental validation of the iron-loss model is firstly per-
formed using a non-oriented electrical steel ring-core. The converter losses are
calculated based on the loss model described in Chapter 3. Finally, a summary
of the AC drive losses for the different converter topologies is given.
6.3.1 Ring-Core Experimental Test and Analysis
In order to verify the iron loss model, a single-phase of a three-level T-type
converter or dual three-level T-type converter is connected to a fully and uni-
formly wound magnetic ring-core with two windings: an excitation winding
and a measurement winding, as shown in Fig. 6.17. The specification of this
ring-core is given in Appendix C. The magnetic field strength and magnetic
induction are computed from the measured current and voltage signals by us-
ing Ampere’s law and Faraday’s law, respectively [159].
First, the iron loss measurements are carried out under the standard si-
nusoidal excitation, in which the supply voltage is controlled in such a way
to generate the target (sinusoidal) magnetic induction waveform. These mea-
surements are referred to as the reference data. For the sake of comparison,
the same ring-core is tested under the PWM supply voltage generated by the
aforementioned converter topologies. The schematic diagram of the entire ex-
perimental setup system is shown in Fig. 6.17. It consists of a magnetic ring-
core connected to the converter through a power resistance in order to mea-
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Fig. 6.17: A ring-core connected to the proposed system
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sure the current and calculate the magnetic field strength.
In general, the system operation is based on generating the appropriate
reference voltage waveform that corresponds to the desired sinusoidal mag-
netic induction, i.e. Btarget. Initially, the FPGA compares the proposed reference
voltage, in per-unit of the DC link voltage, to the carrier sawtooth waveform in
order to produce the proper pulses for each converter type. The FPGA is con-
nected to a variable DC power supply which controls the DC link voltage of
the converter. This process is repeated iteratively until reaching the required
criterion, i.e. a permissible error of less than 0.1% between the fundamental
component of the measuredmagnetic induction and the target sinusoidal one.
An example for the comparison between carrier and modulation wave-
forms, for the five-level converter, is shown in Fig. 6.18. Fig. 6.18-a shows
the carrier waveforms compared to a sampled reference per-unit voltage for
a magnetic induction of 1.5 T, while Fig. 6.18-b depicts the converter phase
voltage for this specific case. This figure proves that the phase voltage tracks
the reference voltage well at a DC link voltage of 35 V. Additionally, Fig. 6.18-c
shows a good correspondence between the targeted sinusoidal and the mea-
sured magnetic induction. The current and voltage waveforms are monitored
and saved using a high-resolution LeCroy 314-A oscilloscope. These wave-
forms are also interfaced to a PC with 5 Ms/s sampling rate.
The test is performed for the aforementioned converter topologies at a
wide range of the magnetic induction, i.e. from 0.25 T to 1.5 T. In addition,
different values of the switching frequency are tested, i.e. at 1 kHz, 2.5 kHz,
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and 5 kHz, in order to study the effect of the switching frequency on the iron
core loss. In the following, the iron loss per unit mass P, in (W/kg), is com-
puted based on the magnetic energy dissipated W, in (Joule/m3), within the
magnetic material. The energy dissipated, at each magnetic induction level, is
obtained as the area confined by the corresponding hysteresis loop:
W=
∮
H(B)dB, P= f ·W · γ–1 (6.1)
with f and γ being the fundamental power frequency in the measurements,
and the mass density of the electrical steel, which is assumed here γ = 7650
kg/m3. The iron loss of this ring-core is calculated by using the numerical
loss model described in [104, 160, 161] and is briefly outlined in the following
section.
6.3.2 Model of a Lamination and Skin-Effect Basis Functions
The iron losses are numerically modelled1 with the approach described
in detail in [160, 161]. If an infinitely large core lamination is assumed to lie
parallel to the xy-plane, the behaviour of the magneto-dynamics field in the
thickness z ∈ [-d/2,d/2] can be described by the well-known 1-D diffusion
equation:
∂ 2h(z,t)
∂z 2
= σ
∂b(z,t)
∂t
(6.2)
where σ is the electrical conductivity. The field strength2 h is linked to the
flux density b by the constitutive law h = h(b). The solution of (6.2) in time-
domain is a complex, therefore an approximate solution is introduced so as to
simplify its solution. To this end, the b(z,t) is approximated by a cosine-series
expansion:
b(z, t) =
Nb–1
∑
n=0
bn(t)αn(z) (6.3)
where αn(z) = cos(2pinz/d) are the so-called skin-effect basis functions [162],
and Nb is the number of these basis functions. Notice that the first term in
the expansion of the flux-density b0, i.e. at n = 0, referees to the average mag-
netic flux density of the lamination thickness. Subsequently, the magnetic field
1 The work of iron-loss calculations is performed in a collaboration with Dr. A. Abdallh,
and Dr. P. Rasilo, and introduced in [104,105]
2 It is well-known that the measurements can not be performed locally along the lamina-
tion thickness. However, the measuredmagnetic field strength ’at the surface’ and ’average’
magnetic induction values are given by: hs(t) = h(z= ±d/2, t), ba(t) = (1/d)
∫ d/2
–d/2 b(z,t)dz,
respectively.
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strength is expanded so that (6.2) is identically satisfied:
h˜(z,t) = hs(t) – σd 2
Nb–1
∑
n=0
dbn(t)
dt
βn(z) (6.4)
Here, hs(t) is the field on the lamination surface and βn(z) are functions defined
so that:
αn(z) = –d
2 d
2βn(z)
dz 2
, and βn
(
z = ±d
2
)
= 0 (6.5)
Since we use a finite number of skin-effect basis functions, the finite se-
ries b(z,t) and h˜(z,t) cannot exactly satisfy the constitutive material law h(b),
whether linear or nonlinear. So, it has to be imposed weakly as follows [162]:
1
d
d/2∫
–d/2
[
h˜(z,t) – h(b(z,t))
]
αn(z)dz= 0 (6.6)
for n= 0, . . . , Nb-1. This finally results into a systemhs(t)0
...
 = 1
d
d/2∫
–d/2
h(b(z,t))
α0(z)α1(z)
...
dz
+ σd 2C
d
dt
b0(z)b1(z)
...

(6.7)
The elements of matrix C are described by:
Cmn =
1
d
d/2∫
–d/2
αm(z)βn(z)dz (6.8)
Therefore, the flux-density distribution (6.3) and the surface field hs(t) can
be solved for a known average flux density b0(t). For a proper simulation
of the magnetic material, the constitutive law h(b(z,t)) needs to be hysteretic
and frequency dependent, i.e. a dynamic hysteresis model. The dynamic part
of the hysteresis has two components related to the eddy current loss, i.e. clas-
sical loss, and excess loss [163]. However, in this work, the eddy current re-
lated field is already included in the second term in (6.6). Therefore, the local
h(b(z,t)) is hysteretic and also includes a dynamic contribution that obtained
only from the excess loss field. The hysteretic field strength is obtained from an
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inverse vector Preisach hysteresis3 model [164]. The excess field-strength part
depends on the time derivative of the flux density according to [161, 163, 165]
h(b) =
Nφ
∑
i=1
hhy(b · ui)ui + cex
∣∣∣∣∂b∂t
∣∣∣∣–0.5 ∂b∂t (6.9)
The local hysteresis loss Phy(z,t), the classical eddy-current loss Pcl(z,t), and the
excess loss Pex(z,t) densities (in W/m
3) are obtained as
Phy(z,t) = hhy
∂b(z,t)
∂t
Pcl(z,t) = σd
2
Nb–1
∑
m=0
Nb–1
∑
n=0
Cmn
dbm(t)
dt ·
dbn(t)
dt
Pex(z,t) = Cex
∣∣∣∣∂b(z,t)∂t
∣∣∣∣1.5
(6.10)
The average loss densities are obtained by averaging (6.10) over the lami-
nation thickness. More details about this iron-loss model can be found in [166].
The simulation and experimental results of the iron losses are summarised
as follows. Fig. 6.19 shows the calculated and the measured core losses of the
ring-core for the different converter topologies and at the different switching
frequencies. This figure shows that the iron losses due to the three-level supply
are higher than the losses due to the five-level converter for both simulation
and experimental results. This results from the higher harmonic content in the
three-level converter output compared to the five-level converter output volt-
age. It is remarked as well that the iron losses due to the five-level converter
are close to the losses due to the sinusoidal supply. The following section dis-
cusses the core loss of a synchronous machine supplied by a three-level and a
five-level converters.
6.3.3 Machine Loss
In order to study the effect of the different multilevel converter topologies
on electrical machine losses, a synchronous machine is modelled with a 2-D
time stepping FE model using a magnetic vector potential formulation, in-
cluding the 1-D diffusion equation, as presented in [166]. The stator winding
is supplied by a SVPWM voltage, while the field winding is supplied by a DC
3 The complex Preisach hysteresis model is used instead of the other simpler models, i.e.
Jiles-Atherton model due to its high capability to model the minor loops that are expected
to occur in PWM supply. Moreover, we use the vector model because the magnetic flux
paths in the machines are vectorial by nature. Furthermore, the inverse hysteresis model,
i.e. the B-based model, is utilized here because its preferable in finite element (FE) models.
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Fig. 6.19: Measured and simulated loss densities in the ring-core with different supply
types and fundamental flux-density amplitudes.
voltage and the rotor rotates with a constant speed. The total core losses con-
sist of the hysteresis, classical eddy current and excess losses, damperwinding
losses as well as eddy-current losses in the stator frame.
The simulation results for this drive system can be summarized as fol-
lows. Fig. 6.20 shows the machine section used in FE to compute the machine
core losses. Fig. 6.21 shows the machine phase voltages and the correspond-
ing currents at switching frequencies 1 kHz, 2.5 kHz, 5 kHz and 10 kHz for
a three-level converter supply, while the corresponding voltages and currents
for a five-level converter supply are shown in Fig. 6.22. These figures show
that the current ripples are decreased by increasing the switching frequency.
Also, the current ripples of the three-level supply are higher compared to the
five-level supply, which reflects the lower harmonic contents in the five-level
output waveforms. The simulation results of the machine losses can be
summarised as follows. Fig. 6.23 shows the machine core loss with the three-
level supply at different ratings and at different switching frequencies. The
corresponding core losses with the five-level converter supply are shown in
Fig. 6.24. The figures show that the core losses with the three-level converter
are higher than for the five-level core losses. For the three-level case, an impor-
tant switching frequency effect on the core loss is observed. However, only a
slight effect is observed for the switching frequency increase on the core loss
with the five-level converter.
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Fig. 6.20: Geometry and the FE mesh of the studied machine.
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Fig. 6.21: Machine phase voltages and currents for a single-phase for a three-level converter
supply and different switching frequencies
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Fig. 6.22: Machine phase voltages and currents for a single-phase at a five-level converter
supply and different switching frequencies
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Fig. 6.23: Machine core losses for a three-level converter supply and at different switching
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Fig. 6.24: Machine core losses at a five-level converter supply and at different switching
frequencies
6.3.4 Converter Loss
In this section, the converter losses are calculated for the different con-
verter topologies studied in this dissertation at different switching frequencies
and at the full load operation of a 150 KVA synchronous machine. The aim
is to evaluate the five-level proposed topologies compared to the three-level
converter topologies (T-type and NPC) and compared to the five-level DCC
topology. The parameters of an IGBT type SKM600GA126D (1200 V - 400 A)
are used to calculate the different converter losses by using the converter loss
model described in Chapter 4. The conduction loss is calculated while taking
into account the turn-on voltage drop (which is not exsist in MOSFET).
Fig. 6.25 shows the converter total losses versus the switching frequency
at full load operation. This figure shows that the five-level T-type topologies
have lower converter losses compared to the five-level DCC topology. For ex-
ample, at a switching frequency 5 kHz, the five-level T-type converter and the
dual three-level T-type converter losses are lower by 34.6% and 17.8% com-
pared to the DCC respectively. The NPC converter has the lowest converter
loss compared to the other studied converters. The figure also shows that the
different topologies are affected by a switching frequency increase. However,
the three-level T-type converter loss is highly affected by the switching fre-
quency increase compared to the other studied topologies.
Fig. 6.26 shows the total drive losses for the different converter topologies
and at different switching frequencies. The total losses of the three-level drives
are smaller than the total losses of the five-level drives. This results from the
high converter losses at this power rating. The total drive losses of the five-
level T-type and the dual three-level T-type topologies are lower by around
20% and 11% compared to the five-level DCC drive respectively. These results
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indicate that the proposed five-level T-type topologies are efficient compared
to the conventional five-level DCC.
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Fig. 6.25: Converter losses of different converter topologies
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Fig. 6.26: Drive losses of different converter topologies
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6.4. Common-Mode Voltage Elimination Effect on an AC Drive
Losses
Unlike the three-phase sinusoidal AC system, the VSCs output voltage
generates a zero-sequence voltage. This zero-sequence voltage is named as
CMV and affects the machine bearings and insulations. Moreover, it causes
an electromagnetic interference which has an undesirable effect on the digital
controller and the equipped sensing units [140]. Several studies were carried
out on CMV elimination (CMVE), or CMV reduction, by using different PWM
techniques [167]. A frequently used modulation technique to eliminate the
CMV in multilevel converters is the SVPWM. The CMVE using the SVPWM
is based on modifying the switching scheme of the converter switches in or-
der to deliver the generated output voltage without a zero-sequence compo-
nent [140]. The use of some space voltage vectors is omitted, in particular those
that contribute to the generation of a third harmonic content in the converter
phase voltage.
Although CMVE enhances the performance of the drive, in terms of the
bearing lifetime, it is also expected to affect the iron loss of the machine, and
consequently the machine efficiency. Additionally, the converter loss may also
be affected by such modifications. A theoretical analysis to evaluate the in-
crease of the motor PWM loss due to CMVE for a NPC converter was given
in [168]; however, neither iron loss measurements nor computational verifica-
tions were performed.
In the work presented here, the three-level (dual two-level topology) con-
verter, as well as the five-level (dual three-level T-type topology) converter, are
studied using the SVPWM technique in the unmodified modulation case which
generates a CMV, as well as in the CMVE case. The converters are experi-
mentally tested on three identical magnetic ring-cores as a three-phase load to
show the effect of the CMVE on the iron loss of non-oriented electrical steel.
Additionally, the effect of the CMVE on the core loss of a synchronous ma-
chine is numerically analysed. Both studies are performed at different switch-
ing frequencies to clarify the effect of the switching frequency on the iron loss.
The following subsections describe the experimental setup used. The con-
verter circuits are given followed by a brief description of the CMV phe-
nomenon and the CMVE principle. In addition, the iron loss measurement
on the ring-core is discussed. The numerical technique, including the dynamic
iron loss model, is shortly outlined. Afterwards, the experimental and the sim-
ulation results are presented and discussed.
6.4.1 CMVE for Three-Level and Five-Level Converters
The used experimental setup is flexible to supply a three-phase load with
different multi-level converter topologies. The three-level as well as the five-
level voltage source converters are tested and analysed with three identical
6.4 CMVE Effect on an AC Drive Losses 135
magnetic ring-cores, to emulate a three-phase system, as shown in Fig. 6.27.
The circuit configuration used for the dual two-level converter is shown in
Fig. 6.28. More detail about the dual two-level converter operation is given
in [169, 170].
A SVPWM technique, which is implemented on an FPGA, is used to gen-
erate the output voltage in two considered case studies, i.e. with and without
CMVE. When the SVPWM is applied to the converters, the possible operat-
ing vectors can be represented by the well known vector diagram as shown
in Fig. 6.29. The solid and dash line hexagons represent the unmodified and
CMVE operating conditions, respectively. In the unmodified operating condi-
tion, there are 19 and 61 possible vectors for the three and five-level converters,
respectively.
Generally speaking, CMV is defined as the instantaneous voltage differ-
ence between the two grounds of two isolated power systems [140]. In the
used converter circuits, the CMV of converter-1 (vCMV1), the CMV of converter-
2 (vCMV2) and the CMV of the dual converter configuration can be expressed as
follows [140]:
vCMV1 =
1
3
(
vUO + vVO + vWO
)
vCMV2 =
1
3
(
v
U′O′ + vV′O′ + vW′O′
)
vCMV = vCMV1 – vCMV2 .
(6.11)
In order to eliminate the CMV from a drive system using a SVPWM, it is
essential to analyse the converter operating space vector and classify it into
two groups, i.e. CMV vectors which deliver a CMV and zero CMV (ZCMV)
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Fig. 6.27: Block diagram for the operating system.
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Fig. 6.28: Schematic diagram of the three-phase circuit of a three-level converter connected
to a three-phase load.
vectors which eliminate the CMV. By analysing the switching possibilities for
each converter, and substitute the obtained phase voltages in (6.11), the CMV
vectors can be represented by the corners of a hexagon, shown in dash lines
in Fig. 6.29. Specifically, when the CMV needs to be mitigated, the vectors on
the dash line hexagon corners are only used. These vectors are O, B2, B4, B6,
B8, B10, B12, D3, D7, D11, D15, D19, and D23 for the five-level converter. The
ZCMV vectors for the three-level converter are O, b2, b4, b6, b8, b10, b12. In the
CMVE operating condition, there are only 7 and 13 out of 19 and 61 possible
vectors of the three and five-level converters, respectively. More information
about the CMVE, see [84].
6.4.2 Ring-Core Losses
Three identical uniformly wound magnetic ring-cores, each with two
windings, i.e. excitation and measurement windings, are designed to form
a balanced three-phase load supplied from both ends as shown in Fig. 6.27.
The magnetic core properties, i.e. the magnetic field strength (H) and mag-
netic flux density (B), are obtained using the field-metric technique [171]. The
magnetic ring-cores are similar to the one in Section 6.3.1. For the sake of com-
parison, the measurements are performed so as to achieve a sinusoidal mag-
netic induction waveform in the magnetic core. To this end, the converter is
iteratively feed-back controlled in order to deliver a prescribed fundamental
component of the magnetic induction (with a maximum deviation of 0.05%).
A wide range of magnetic inductions, from the demagnetized state up to sat-
uration, is tested. Additionally, the test is performed at different switching
frequencies, i.e. at 1 kHz, 2.5 kHz, 5 kHz and 10 kHz, in order to study the
switching frequency effect on the iron loss in the two aforementioned case
studies. The iron loss Piron is calculated as performed in Section 6.3.1.
By applying the aforementioned converter circuits to the ring-core coils,
the phase voltage in the unmodified and CMVE cases, as well as the CMV
itself at a 5 kHz switching frequency and at 1.5 T are shown in Fig. 6.30 and
in 6.31 for the three- and five-level converters respectively. It is clear from
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this figure that the CMV has a third harmonic component which would affect
the bearing life-time in an electrical machine. The number of phase voltage
steps at the CMVE case is lower compared to the unmodified case, i.e. 3 volt-
age steps instead of 9 in the three-level converter phase voltage and 5 voltage
steps instead of 17 in the five-level converter phase voltage.
Fig. 6.32 shows the measured and simulated iron loss of the magnetic core
at different switching frequencies and at 1.5 T. Compared to the unmodified
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Fig. 6.29: Vector diagram (hexagon) for (a) five-level converter, and (b) three-level converter.
Solid and dash lines are for unmodified and CMVE case studies, respectively.
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case, the CMVE case increases the iron loss, e.g. on average by almost 3% and
1%, for three-level and five-level converters, respectively. A similar trend is
observed numerically using the dynamic iron loss model presented in Section
6.3.1, which supports the experimental results. The experimental results also
reveal the superiority of the higher level converters over the lower level con-
verters. In principle, the five-level converter does not only result in a lower
iron loss compared to the three-level converter, as was outlined in [105], but
also results in a lower rate of rise of the iron loss due to the CMVE.
6.4.3 Machine Losses
This subsection discusses the simulation results for the synchronous ma-
chine core losses. The machine is tested using the dual two-level and the dual
three-level T-type topologies at different switching frequencies and at differ-
ent loading conditions, i.e. half and full load. The converters are controlled by
means of the SVPWM technique for both unmodified and CMVE case studies.
Fig. 6.33 shows the machine core loss at half and full load operation condi-
tions and at different switching frequencies. From that figure it follows that
the CMVE increases the core loss with 10%-20% for a three-level converter
and 5%-10% for a five-level converter. Moreover, they endorse the experimen-
tal results on the magnetic ring-core. Increase in core loss due to the appli-
cation of CMVE is the largest for a three-level converter. However, the higher
the switching frequency, the smaller this increase in core loss due to CMVE be-
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Fig. 6.30: Phase voltage in Phase voltage in (a) the CMVE case, (b) the unmodified case, (c)
The CMV for the three-level converter at 1.5 T and 5 kHz switching frequency.
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Fig. 6.31: Phase voltage in (a) the CMVE case, (b) the unmodified case, (c) The CMV for the
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Fig. 6.32: Measured iron loss in the (a) three-level and (c) five-level drive systems. Simu-
lated iron loss in the (b) three-level and (d) five-level drive systems. All results at 1.5 T and
at different switching frequencies.
comes. For example, at full load operation conditions, the core loss increases
by almost 15% to 8% when the f sw varies from 1 kHz to 10 kHz in three-level
converter, and by almost 6% to 4% in the five-level converter. It is worth not-
ing that the core loss due to the three-level supply in the unmodified case is
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Fig. 6.33: Simulated core loss of a synchronous machine at a full load operation condi-
tion for (a) a three-level and (b) a five-level converter supply. Losses at half load operation
condition for (c) a three-level and (d) a five-level converter supply.
quite close to the core loss values due to the five-level converter for the CMVE
case. Hence, the author recommends to use higher level converters when the
CMV needs to be effectively mitigated.
6.4.4 Converter Loss
Due to CMVE, a higher DC link voltage is required to obtain the same fun-
damental voltage value of the generated voltage as in the unmodified case.
However this difference in DC link voltage affects the switching losses of the
supplying converter. In this section, the converter losses are calculated in or-
der to show the effect of CMVE on it. The different converter topologies stud-
ied in Section 6.3.4 are studied while supplying the 150 KVA synchronous
machine. Fig.6.34-a shows the calculated switching losses for the three-level
and five-level converters both with CMVE and in the unmodified case. The
figure illustrates that the CMVE increases the converter switching losses. The
total losses for the different converters are shown in Fig. 6.34-b. The converter
losses increase due to the CMVE for both three-level and five-level converter
topologies. This increase in the converter losses has to be taken into account
during the design of the converter cooling in order to operate safely.
6.5. Summary
This chapter introduces three different studies. The first study aims to
balance the DC link capacitors of a dual three-level T-type converter. The
6.5 Summary 141
e
Three-level, CMVE case
ase
Five-level, CMVE case
3
3
ses
fswfsw
Fig. 6.34: Converters switching losses for both unmodified and CMVE case.
converter possible switching states are analysed and classified in three
different groups according to their effects on the capacitor charging and
discharging. An algorithm is implemented to select a redundant switching
state to achieve the capacitor balance. The experimental results validate the
capacitor balancing algorithm and verify the theoretical study. The second
study aims to evaluate the losses of an AC drive system based on the dual
three-level T-type and the five-level T-type converter topologies in a compari-
son with the three-level T-type and NPC as well as the five-level DCC. First,
magnetic measurements are carried out on a magnetic ring-core to investigate
the iron loss due to both three-level and five-level converters. Experiments
are conducted at different switching frequencies. The experimental work is
verified numerically using a dynamic iron loss model. Then, the dynamic iron
loss model is coupled with a finite element model of a synchronous machine
to calculate the machine core loss at different converter topologies supply.
The study shows the effect of the generated voltage harmonic contents of the
connected converters on the machine core loss.
Additionally, the converter losses are calculated for the aforementioned
converter topologies in order to compare between the five-level T-type
topologies and the conventional five-level DCC. Also, the losses of the
three-level converters are studied in order to be compared to the five-level
converters loss. The study shows also that the five-level T-type topologies
losses are much lower compared to the conventional five-level DCC.
The third study investigates the effect of CMVE in multilevel converter
drive systems on both the iron loss within machine core laminations and on
the converter losses. First, magnetic measurements are carried out on three
identical magnetic ring-cores to investigate the iron loss in both three-level
and five-level converters. Experiments are conducted for the unmodified case
(with CMV) as well as for the CVME case at different switching frequencies.
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The experimental work is verified numerically using the dynamic iron loss
model.
The aforementioned synchronous machine model is used to calculate the
effect of the CMVE on the synchronous machine core loss at different loading
conditions. Results on both the magnetic ring-core as well as the synchronous
machine reflect the effect of the CMVE on the iron loss. Although the CMVE
improves the bearing life time, it deteriorates the machine efficiency. More-
over, a multilevel converter topology with a high number of voltage levels
shows a better performance than converters with a smaller number of voltage
levels. On the other hand, the effect of the CMVE on the converter losses is
calculated. It is concluded that the CMVE increases both the converter and
the machine losses. Hence, it is important to consider this power losses in an
AC drive system during design if the CMVE is demanded.
CHAPTER7
General Conclusions and
Future Work
The two-level converter is often preferred in industrial applications
because of its price and ease of control. A drawback of this converter is the
large harmonic content in the output voltage. A high switching frequency and
the use of bulky filters are the solutions to reduce these generated harmonics.
However, the first solution increases the converter switching losses, while the
second solution increases the converter size and weight. Moreover, the extra
passive elements introduce additional losses. The multilevel converter is an
alternative solution to decrease the harmonic content in the generated output
voltage. However multilevel converters are considered bulky due to high
number of switching elements and have complex control algorithms.
This dissertation aims to introduce enhanced multilevel converters. The
three-level T-type converter is the start point in obtaining a higher level
converter with a reduced number of switching elements. Therefore, the dual
three-level T-type converter and the five-level T-type converter topologies,
which are referred to as proposed topologies in this dissertation, are introduced,
designed and studied in details. The three-level T-type converter has been
studied in this dissertation as a benchmark in order to introduce the proposed
converter topologies and to compare results. The advantages of the proposed
topologies result from the lower number of switching elements compared to
a five-level diode-clamped converter (DCC). The elimination of the diodes
from the DCC circuits reduces the converter loss of the proposed topologies
compared to a five-level DCC.
Several well-known power electronic converters, the different multilevel
converter topologies and their modulation techniques are introduced in the
first two chapters. Then, enhanced three-level T-type converter is introduced.
The proposed topology are introduced and compared to the conventional
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DCC. A mathematical switching function model is derived for the proposed
converter topologies and the operation based on the space-vector pulse-width
modulation (SVPWM) technique is discussed. A method with reduced
amount of calculation for the SVPWM is presented.
The aforementioned T-type converter topologies are simulated within
Matlab®/Simulink® and with SimpowersystemTM toolboxes. The converters
are studied in a complete AC drive system. A loss evaluation for the different
converter topologies is carried out in comparison with the conventional
multilevel converters such as three-level neutral-point clamped (NPC) and
five-level DCC topologies. A harmonic analysis study is performed for the
different converter topologies based on calculating both the harmonic factor
HF and the total harmonic distortion THD factor. It is concluded that the
proposed converter topologies have much lower losses compared to the
five-level DCC.
A test setup is implemented in laboratory for a dual T-type converter
topology connected to an induction machine (IM). The SVPWM technique is
implemented within an FPGA digital controller to deliver the proper pulses
to the converter semiconductor switches. Voltage and current measurement
units are used to monitor the DC and the AC side voltage and current signals.
The measuring units are interfaced to an FPGA and then to a personal
computer in order to evaluate the converter. Experimental results of the
power loss and the harmonic content support theoretical study.
Studying the proposed converter topologies at high power ratings is
important in order to validate the converters at different power levels.
Therefore, a study for the five-level T-type topologies is performed with each
topology connected to a 150 KVA synchronous machine. An iron loss model
is used to calculate the machine core loss using different converter topologies.
The study reflects that the five-level converter supply results in lower core
losses compared to the three-level converter supply. The converter losses
are calculated and analysed as well. It is concluded that the overall drive
losses of the proposed converter topologies are much lower compared to the
conventional five-level DCC drive system.
An important issue in multilevel converters is the capacitor balance for
multilevel converters with a common DC link. A capacitor balance algorithm
is studied and implemented for the proposed dual three-level T-type con-
verter topology based on SVPWM redundant switching states. The algorithm
is analysed both theoretically and experimentally. The experimental results
match the corresponding simulation results well.
One of the DC/AC converter problems is the common-mode voltage
(CMV). This voltage affects the motor bearings, generates a ground leakage-
current and results in a distorting electromagnetic interference within the
drive system. However, the effect of the CMV elimination (CMVE) on drive
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losses has not been studied before (as far as the author knows). Therefore,
a study is included to discuss the effect of a CMVE on AC drive losses. A
comparison between a drive system with and without CMVE is presented.
The study is carried out on two converter topologies, i.e. a dual two-level as
a three-level converter and a dual three-level T-type converter as a five-level
converter. Both the machine and the converter losses are calculated. It is
concluded that the CMVE increases both the converter and the machine
losses. It is noticed also that the increase in loss due to the CMVE is higher in
a three-level converter than in a five-level converter. It is worth noting that
the core loss due to the three-level supply in the unmodified case is quite
close to the core loss values due to the five-level converter for the CMVE case.
Hence, the author recommends to use higher level converters when the CMV
needs to be effectively mitigated.
This dissertation has been focused on evaluating the proposed converter
topologies by means of harmonic analysis and power loss measuring and
calculating. The future plan is to study in more details the performance of the
proposed topologies applied to smart grid applications, i.e. electric vehicles,
renewable energy interface to electrical grid, and the solid-state transformer
in high voltage DC transmission applications. The SVPWM control tech-
nique, which has been studied in this dissertation, was an open-loop control
technique. Therefore, the future plan is to study the proposed converter
topologies while applying closed loop control techniques (like direct torque
control, field oriented control and predictive torque control in AC drives).
Also studying the effect of applying a noise to the proposed SVPWMmodel is
one of the future plans. Also, operating of the proposed converter topologies
using SVPWM at over-modulation regions will be taken into account in the
future work.
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APPENDIXA
Three-Phase IM Parameters
And Modelling
1.1. IM Parameters
The IM studied in Chapters 4 has the parameters given in Table A.1:
Table A.1: IM parameters
Power 2 HP
Rated voltage 200 V
Number of poles 4
Frequency f 50 Hz
Stator resistance Rs 1.11 Ω
Rotor resistance Rr 1.03 Ω
Stator leakage inductance Lls 9.03 mH
Rotor leakage inductanceLlr 9.03 mH
Mutual inductanceLm 8.51 mH
Inertia 0.089 kg/m2
1.2. Mathematical Modelling Of A Three-Phase Induction Machine
The dynamic equivalent circuit of a squirl cage three-phase induction mo-
tor is shown in Fig. A.1. Themathematical representation of the d-q equivalent
circuits can be described by (A.1). More details about this model can be found
in [146].
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Fig. A.1: IM Q-D equivalent circuits
Vqs = Rsiqs + dφqs/dt+ ωφds
Vds = Rsids + dφds/dt+ ωφqs
Vrqr = R
′
ri
′
qr + dφ′qr/dt + (ω – ωr)φ′dr
Vrdr = R
′
ri
′
dr + dφ′dr/dt+ (ω – ωr)φ′qr
Te = 1.5p(φdsiqs – ωqsids)
φqs = Lsiqs + Lmi
′
qr
φds = Lsids + Lmi
′
dr
φ′qr = L′ri′qr + Lmiqs
φ′dr = L
′
ri
′
dr + Lmids
Ls = Lls + Lm
L′r = L′lr + Lm
(A.1)
APPENDIXB
T-type Converter: Design, PCB
Layout
2.0.1 T-type Converter Power Circuit
The PCB for single-phase of a T-type converter is shown in Fig. B.1. A IXKR
40N60C MOSFET is used to implement the T-type converter. This MOSFET
has the advantages of a low drain-source resistance and low turn-on and turn-
off delay. The datasheet parameters are listed in Table B.1.
Table B.1: IXKR 40N60CMOSFET parameters
MSFET
Eon
1 0.8 mJ
Eoff 0.3 mJ
Drain to source voltage 600 V
Drain current 40 A
Drain to source equivalent resistance Rds–on 70 mΩ
Diode:
Equivalent resistance Rd–on 15 mΩ
Diode turn-on voltage Vdon 1.1 V
Reverse recovery energy Edrr 0.225 mJ
1: The turn on and turn off energy loss are measured at a drain to source
voltage of 380 V and a drain current of 25 A
2.0.2 Driver Circuit Design
The driver circuit consists of two stages: 1) delay stage to prevent overlap-
ping between semiconductor switches, and 2) isolation stage to amplify the
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Fig. B.1: Layout of a single-phase T-type power circuit PCB ”not to scale”
pulses with the desired gate voltage level, which is +15V in this setup, and
to isolate between the power circuit and control circuits. The delay stage is
performed by using a monostable multi-vibrator with a Schmitt trigger input
integrated circuit (IC) with a code number 74LS121. This IC gives a trigger
pulse with a controlled pulse-width at the instant of the input pulse (rising-
edge). The pulse-width is controlled by means of R-C components as given
in datasheet. By comparing the input and the output of the 74LS212 IC using
an AND logic IC, the PWM pulse can be obtained with a controllable delay.
A schematic diagram for the delay circuit is shown in Fig. B.2. For the isola-
tion stage, an HCPL 3120 gate-driver optocoupler is used. The output of the
optocoupler is connected to an a 15V XP isolated dc power supply driver cir-
cuit to rise the pulse voltage from 3.3 V (FPGA output voltage level) to 15 V.
To limit the gate current, a limiting resistor is used with a low value during
turn-off and higher value during turn-on. This to reduce the turn-off delay of
the pulses and hence reducing the gate loss. The schematic diagram for the
isolation circuit is shown in Fig. B.3.
2.0.3 Measuring Circuits Design
The voltages are measured using differential voltage measuring units.
Each unit consists of a resistance-capacitance network of 12 MΩ to work as a
virtual isolator with the 500 V level. These resistances are working as a voltage
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divider to obtain a small voltage on the terminals of an instrumentation op-
erational amplifier (OPAMP). The instrumentation OPAMP used in this setup
is AD8034 that has a high slew-rate 80 V/µs which is suitable to measure a
PWM voltage. A schematic diagram for a voltage measurement unit is shown
in Fug. B.4.
The current measuring is carried out by using a LEM module LA 55-P
and amplify the output signal using an the aforementioned instrumentation
OPAMP. The different voltage and current measuring units are connected
to a fast isolator IL715 in order to transmit the signals to the analogue to
digital conversion stage. The ADC PMOD1 12 bits modules are used in the
ADC stage. Finally the digital signal is transmitted to a VERTEX-II Pro FPGA
through an expansion board to connect the different ADCmodules. The inter-
face circuit from the measuring units till the FPGA stage can be described by
a block diagram shown in Fig. B.5.
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APPENDIXC
Ring-Core And Synchronous
Machine Parameters
3.1. Ring-core parameters
The ring-core studied in Chapter 6 is a specimen ring-core which is
constructed using the spark erosion cutting technique from M530/50A
nonoriented electrical steel sheets. The ring core consists of 20 laminations
with 45 mm and 55 mm, internal and external radii, respectively. Both coils
(excitation winding and a measurement winding) are 200 turns.
3.2. Synchronous Machine Parameters
The synchronous machine studied in Chapter 6 has the parameters listed
in Table C.1.
Table C.1: IM parameters
Power 150 KVA
Rated voltage 400 V
Current 217 A
Displacement factor 0.8 capacitive
Frequency 50 Hz
Number of pole 4
Stator outer diameter 430 mm
Stator inner diameter 300 mm
Air gap 1.2 mm
Number of stator slots 48
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